DE3779043D1 - Verfahren zur herstellung ebener flaechen durch silylation. - Google Patents

Verfahren zur herstellung ebener flaechen durch silylation.

Info

Publication number
DE3779043D1
DE3779043D1 DE8787112330T DE3779043T DE3779043D1 DE 3779043 D1 DE3779043 D1 DE 3779043D1 DE 8787112330 T DE8787112330 T DE 8787112330T DE 3779043 T DE3779043 T DE 3779043T DE 3779043 D1 DE3779043 D1 DE 3779043D1
Authority
DE
Germany
Prior art keywords
silylation
flat surfaces
producing flat
producing
flat
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8787112330T
Other languages
English (en)
Inventor
Garth Alwyn Brooks
Nancy Anne Greco
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3779043D1 publication Critical patent/DE3779043D1/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/16—Coating processes; Apparatus therefor
    • G03F7/162—Coating on a rotating support, e.g. using a whirler or a spinner
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/31051—Planarisation of the insulating layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312—Organic layers, e.g. photoresist
    • H01L21/3121—Layers comprising organo-silicon compounds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819—Smoothing of the dielectric

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Drying Of Semiconductors (AREA)
  • Formation Of Insulating Films (AREA)
DE8787112330T 1986-10-27 1987-08-25 Verfahren zur herstellung ebener flaechen durch silylation. Expired - Fee Related DE3779043D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/923,779 US4816112A (en) 1986-10-27 1986-10-27 Planarization process through silylation

Publications (1)

Publication Number Publication Date
DE3779043D1 true DE3779043D1 (de) 1992-06-17

Family

ID=25449260

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787112330T Expired - Fee Related DE3779043D1 (de) 1986-10-27 1987-08-25 Verfahren zur herstellung ebener flaechen durch silylation.

Country Status (7)

Country Link
US (1) US4816112A (de)
EP (1) EP0265619B1 (de)
JP (1) JPS63115341A (de)
AU (1) AU594518B2 (de)
BR (1) BR8705230A (de)
CA (1) CA1308609C (de)
DE (1) DE3779043D1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4986876A (en) * 1990-05-07 1991-01-22 The United States Of America As Represented By The Secretary Of The Army Method of smoothing patterned transparent electrode stripes in thin film electroluminescent display panel manufacture
US5139608A (en) * 1991-04-01 1992-08-18 Motorola, Inc. Method of planarizing a semiconductor device surface
JPH05243223A (ja) * 1992-02-28 1993-09-21 Fujitsu Ltd 集積回路装置の製造方法
KR0170253B1 (ko) * 1992-11-18 1999-03-20 김광호 실리레이션을 이용한 사진식각방법
US5981143A (en) * 1997-11-26 1999-11-09 Trw Inc. Chemically treated photoresist for withstanding ion bombarded processing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2547792C3 (de) * 1974-10-25 1978-08-31 Hitachi, Ltd., Tokio Verfahren zur Herstellung eines Halbleiterbauelementes
US4004044A (en) * 1975-05-09 1977-01-18 International Business Machines Corporation Method for forming patterned films utilizing a transparent lift-off mask
DE3371734D1 (en) * 1983-02-23 1987-06-25 Ibm Deutschland Process for the production of metallic layers adhering to plastic supports
GB2153335B (en) * 1983-07-20 1988-05-25 Don Marketing Management Ltd A label
US4511430A (en) * 1984-01-30 1985-04-16 International Business Machines Corporation Control of etch rate ratio of SiO2 /photoresist for quartz planarization etch back process
US4552833A (en) * 1984-05-14 1985-11-12 International Business Machines Corporation Radiation sensitive and oxygen plasma developable resist
JPS60262150A (ja) * 1984-06-11 1985-12-25 Nippon Telegr & Teleph Corp <Ntt> 三層レジスト用中間層材料及びそれを用いた三層レジストパタン形成方法
US4541168A (en) * 1984-10-29 1985-09-17 International Business Machines Corporation Method for making metal contact studs between first level metal and regions of a semiconductor device compatible with polyimide-filled deep trench isolation schemes
US4541169A (en) * 1984-10-29 1985-09-17 International Business Machines Corporation Method for making studs for interconnecting metallization layers at different levels in a semiconductor chip
US4613398A (en) * 1985-06-06 1986-09-23 International Business Machines Corporation Formation of etch-resistant resists through preferential permeation
US4702792A (en) * 1985-10-28 1987-10-27 International Business Machines Corporation Method of forming fine conductive lines, patterns and connectors
US4944836A (en) * 1985-10-28 1990-07-31 International Business Machines Corporation Chem-mech polishing method for producing coplanar metal/insulator films on a substrate
US4723978A (en) * 1985-10-31 1988-02-09 International Business Machines Corporation Method for a plasma-treated polysiloxane coating
US4676868A (en) * 1986-04-23 1987-06-30 Fairchild Semiconductor Corporation Method for planarizing semiconductor substrates

Also Published As

Publication number Publication date
AU8013187A (en) 1988-05-05
US4816112A (en) 1989-03-28
CA1308609C (en) 1992-10-13
EP0265619A3 (en) 1988-10-26
AU594518B2 (en) 1990-03-08
JPH0565049B2 (de) 1993-09-16
EP0265619B1 (de) 1992-05-13
JPS63115341A (ja) 1988-05-19
EP0265619A2 (de) 1988-05-04
BR8705230A (pt) 1988-05-24

Similar Documents

Publication Publication Date Title
DE3782783D1 (de) Verfahren zur herstellung optischer bauteile.
DE3767431D1 (de) Verfahren zur herstellung von halbleiterbauelementen.
DE3761762D1 (de) Verfahren zur herstellung von fluoraliphatischen aetherhaltigen carbonylfluoridzusammensetzungen.
DE3585052D1 (de) Verfahren zur herstellung von l-isoleucin durch fermentation.
DE3483501D1 (de) Verfahren zur herstellung von keramischen koerpern.
DE3762745D1 (de) Verfahren zur herstellung von 2-chlor-5-chlormethylthiazol.
DE3485087D1 (de) Verfahren zur herstellung gekruemmter oberflaechen.
DE3784123D1 (de) Verfahren zur herstellung keramischer verbundwerkstoffe.
DE3766216D1 (de) Verfahren zur herstellung von laminaten.
DE3763558D1 (de) Verfahren zur herstellung von 2-chlor-5-chlormethylpyridin.
DE3877558D1 (de) Verfahren zur herstellung polybromierter hoeherer alkylbenzole.
DE3784151D1 (de) Verfahren zur herstellung von alkylhalosilanen.
DE3773889D1 (de) Verfahren zur herstellung von merkaptomethylphenolen.
DE3788120D1 (de) Verfahren zur herstellung gestapelter mos-strukturen.
DE3780704D1 (de) Verfahren zur herstellung von n-acyltetrahydroisochinoline.
DE3861357D1 (de) Verfahren zur herstellung von vinylethern.
DE3783694D1 (de) Verfahren zur herstellung von myoinositolabkoemmlingen.
DE3786411D1 (de) Verfahren zur herstellung von gehaerteten siloxanzusammensetzungen.
ATE49919T1 (de) Verfahren zur herstellung von verbundteilen.
DE3766910D1 (de) Verfahren zur herstellung von dihydrocyclocitral.
DE3769076D1 (de) Verfahren zur herstellung von fluorbenzaldehyden.
DE3779043D1 (de) Verfahren zur herstellung ebener flaechen durch silylation.
DE3580340D1 (de) Verfahren zur herstellung von schichtstoffen.
DE3769263D1 (de) Verfahren zur herstellung von bromfluoroethylhypofluorit.
DE3777475D1 (de) Verfahren zur herstellung von polyphenylen-ether-polyester-copolymeren.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee