DE3773304D1 - Statischer mos-ram und sein verfahren zum speichern. - Google Patents

Statischer mos-ram und sein verfahren zum speichern.

Info

Publication number
DE3773304D1
DE3773304D1 DE8787401534T DE3773304T DE3773304D1 DE 3773304 D1 DE3773304 D1 DE 3773304D1 DE 8787401534 T DE8787401534 T DE 8787401534T DE 3773304 T DE3773304 T DE 3773304T DE 3773304 D1 DE3773304 D1 DE 3773304D1
Authority
DE
Germany
Prior art keywords
storage method
mos ram
static mos
static
ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8787401534T
Other languages
English (en)
Inventor
Alain Boudou
Brian Doyle
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SAS
Original Assignee
Bull SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SAS filed Critical Bull SAS
Application granted granted Critical
Publication of DE3773304D1 publication Critical patent/DE3773304D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025—Channel region of field-effect devices
    • H01L29/1029—Channel region of field-effect devices of field-effect transistors
    • H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/39—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using thyristors or the avalanche or negative resistance type, e.g. PNPN, SCR, SCS, UJT

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Memories (AREA)
  • Static Random-Access Memory (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE8787401534T 1986-07-30 1987-07-01 Statischer mos-ram und sein verfahren zum speichern. Expired - Lifetime DE3773304D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR8611029A FR2602367B1 (fr) 1986-07-30 1986-07-30 Procede de memorisation d'un bit d'information dans une cellule de memoire vive statique integree du type mos, transistor pour la mise en oeuvre du procede et memoire en resultant

Publications (1)

Publication Number Publication Date
DE3773304D1 true DE3773304D1 (de) 1991-10-31

Family

ID=9337874

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787401534T Expired - Lifetime DE3773304D1 (de) 1986-07-30 1987-07-01 Statischer mos-ram und sein verfahren zum speichern.

Country Status (6)

Country Link
US (1) US4843442A (de)
EP (1) EP0258075B1 (de)
JP (1) JPS6342094A (de)
DE (1) DE3773304D1 (de)
ES (1) ES2026924T3 (de)
FR (1) FR2602367B1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03110253U (de) * 1990-02-28 1991-11-12
US5863823A (en) * 1993-07-12 1999-01-26 Peregrine Semiconductor Corporation Self-aligned edge control in silicon on insulator
US5930638A (en) * 1993-07-12 1999-07-27 Peregrine Semiconductor Corp. Method of making a low parasitic resistor on ultrathin silicon on insulator
US5864162A (en) * 1993-07-12 1999-01-26 Peregrine Seimconductor Corporation Apparatus and method of making a self-aligned integrated resistor load on ultrathin silicon on sapphire
EP2075798A1 (de) * 2007-12-25 2009-07-01 TPO Displays Corp. Speicherdateneinheit basierend auf durch heisse Ladungsträger hervorgerufenen Stress

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3733591A (en) * 1970-06-24 1973-05-15 Westinghouse Electric Corp Non-volatile memory element
US3974486A (en) * 1975-04-07 1976-08-10 International Business Machines Corporation Multiplication mode bistable field effect transistor and memory utilizing same
US4142111A (en) * 1977-01-27 1979-02-27 Texas Instruments Incorporated One-transistor fully static semiconductor memory cell

Also Published As

Publication number Publication date
FR2602367B1 (fr) 1988-10-07
US4843442A (en) 1989-06-27
FR2602367A1 (fr) 1988-02-05
ES2026924T3 (es) 1992-05-16
JPS6342094A (ja) 1988-02-23
EP0258075A1 (de) 1988-03-02
EP0258075B1 (de) 1991-09-25

Similar Documents

Publication Publication Date Title
DE3580330D1 (de) Dynamisches ram in mos-technologie und verfahren zu seiner herstellung.
DE3784855D1 (de) Mischapparat und verfahren.
DE3682021D1 (de) Polysilizium-mos-transistor und verfahren zu seiner herstellung.
DE3684517D1 (de) Kuehlmoebel und verfahren zum zusammenbau.
DE3679087D1 (de) Halbleitervorrichtung und verfahren zu seiner herstellung.
DE3782085D1 (de) Bodenabdichtungszusammensetzungen und verfahren.
DE3679472D1 (de) Verfahren und vorrichtung zum sieben.
DE3582423D1 (de) Verfahren zum vernichten von zellen und zelltoetende mittel.
DE3781313D1 (de) Verfahren und vorrichtung.
DE3486027D1 (de) Testvorrichtung und verfahren.
DE3683709D1 (de) Wirksames mittel enthaltendes schichtstoffmaterial und verfahren zu seiner herstellung.
DE3684417D1 (de) Zusammensetzung und verfahren zum herabsetzen von falten.
DE3575533D1 (de) Koextrusionsvorrichtung und verfahren.
DE69001716D1 (de) Verfahren zum aufloesen und entlueften.
DE3575241D1 (de) Halbleiteranordnung und verfahren zum herstellen derselben.
DE3775348D1 (de) Befestigungsmittel und verfahren zum anbringen desselben an plattenfoermiges material.
DE68901201D1 (de) Verfahren und vorrichtung zum desodorieren von toilettenraeumen.
DE3771110D1 (de) Verfahren und geraet zum gruppieren von gegenstaenden.
DE3786278D1 (de) Element zum immunoassay und verfahren zu seiner benutzung.
DE3772362D1 (de) Abstandshalter und sein herstellungsverfahren.
DE3763147D1 (de) Walzwerk und verfahren zum zufuehren von koernigem gut.
DE3580331D1 (de) Polyaethylen-giesszusammensetzung und deren verfahren.
DE3575991D1 (de) Vorrichtung und verfahren zum belueften von zimmern.
DE68904276D1 (de) Verfahren zum desodorieren und desodorisierungskatalysator.
DE3583365D1 (de) Strahlungssonde und verfahren zum gebrauch derselben.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee