DE3650165T2 - Bus state control circuit. - Google Patents
Bus state control circuit.Info
- Publication number
- DE3650165T2 DE3650165T2 DE3650165T DE3650165T DE3650165T2 DE 3650165 T2 DE3650165 T2 DE 3650165T2 DE 3650165 T DE3650165 T DE 3650165T DE 3650165 T DE3650165 T DE 3650165T DE 3650165 T2 DE3650165 T2 DE 3650165T2
- Authority
- DE
- Germany
- Prior art keywords
- control circuit
- state control
- bus state
- bus
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60184723A JPS6243764A (en) | 1985-08-21 | 1985-08-21 | Bus state control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3650165D1 DE3650165D1 (en) | 1995-01-19 |
DE3650165T2 true DE3650165T2 (en) | 1995-07-06 |
Family
ID=16158237
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3650165T Expired - Fee Related DE3650165T2 (en) | 1985-08-21 | 1986-08-21 | Bus state control circuit. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4772888A (en) |
EP (1) | EP0212636B1 (en) |
JP (1) | JPS6243764A (en) |
DE (1) | DE3650165T2 (en) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2608863B1 (en) * | 1986-12-19 | 1994-04-29 | Nec Corp | INTEGRATED LOGIC CIRCUIT COMPRISING ELECTRONIC INPUT AND OUTPUT SWITCHES FOR STABILIZING THE PULSE TIMES |
JPS63228206A (en) * | 1987-03-17 | 1988-09-22 | Nec Corp | Clock distribution system |
US5155812A (en) * | 1989-05-04 | 1992-10-13 | Texas Instruments Incorporated | Devices and method for generating and using systems, software waitstates on address boundaries in data processing |
CA1311309C (en) * | 1987-09-28 | 1992-12-08 | Paul R. Culley | High speed microprocessor with one-shot timer for 8-bit i/o accesses |
US4835414A (en) * | 1988-03-14 | 1989-05-30 | Advanced Micro Devices, Inc. | Flexible, reconfigurable terminal pin |
JPH0276057A (en) * | 1988-09-13 | 1990-03-15 | Toshiba Corp | I/o recovery system |
US4992678A (en) * | 1988-12-15 | 1991-02-12 | Ncr Corporation | High speed computer data transfer system |
JP2570847B2 (en) * | 1989-02-08 | 1997-01-16 | 日本電気株式会社 | Data transfer method |
US5065313A (en) * | 1989-03-30 | 1991-11-12 | Dell Usa Corporation | Digital computer system having circuit for regulation of I/O command recovery time |
US6253307B1 (en) | 1989-05-04 | 2001-06-26 | Texas Instruments Incorporated | Data processing device with mask and status bits for selecting a set of status conditions |
US5440749A (en) * | 1989-08-03 | 1995-08-08 | Nanotronics Corporation | High performance, low cost microprocessor architecture |
US5220659A (en) * | 1989-09-18 | 1993-06-15 | Micral, Inc. | System for matching data recovery time between different devices by extending a cycle upon detecting end of cycle |
CA2027819A1 (en) * | 1989-11-03 | 1991-05-04 | Maria L. Melo | Programmable input/output delay between accesses |
CA2023998A1 (en) * | 1989-11-13 | 1991-05-14 | Thomas F. Lewis | Apparatus and method for guaranteeing strobe separation timing |
JP3018404B2 (en) * | 1990-06-21 | 2000-03-13 | 日本電気株式会社 | Microprocessor |
US7088335B2 (en) * | 1999-04-28 | 2006-08-08 | Novus Partners Llc | Methods and apparatus for ultra-violet stimulated displays |
US6970985B2 (en) | 2002-07-09 | 2005-11-29 | Bluerisc Inc. | Statically speculative memory accessing |
US20050114850A1 (en) | 2003-10-29 | 2005-05-26 | Saurabh Chheda | Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control |
US7996671B2 (en) | 2003-11-17 | 2011-08-09 | Bluerisc Inc. | Security of program executables and microprocessors based on compiler-architecture interaction |
US8607209B2 (en) | 2004-02-04 | 2013-12-10 | Bluerisc Inc. | Energy-focused compiler-assisted branch prediction |
US20080126766A1 (en) | 2006-11-03 | 2008-05-29 | Saurabh Chheda | Securing microprocessors against information leakage and physical tampering |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1561961A (en) * | 1977-04-20 | 1980-03-05 | Int Computers Ltd | Data processing units |
JPS5483341A (en) * | 1977-12-15 | 1979-07-03 | Nec Corp | Digital integrated circuit |
US4575794A (en) * | 1982-02-22 | 1986-03-11 | International Business Machines Corp. | Clocking mechanism for multiple overlapped dynamic programmable logic arrays used in a digital control unit |
US4562427A (en) * | 1983-01-28 | 1985-12-31 | Ncr Corporation | System and method for stabilizing asynchronous state machines |
US4580137A (en) * | 1983-08-29 | 1986-04-01 | International Business Machines Corporation | LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control |
-
1985
- 1985-08-21 JP JP60184723A patent/JPS6243764A/en active Granted
-
1986
- 1986-08-21 EP EP86111566A patent/EP0212636B1/en not_active Expired - Lifetime
- 1986-08-21 US US06/898,667 patent/US4772888A/en not_active Expired - Fee Related
- 1986-08-21 DE DE3650165T patent/DE3650165T2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
EP0212636B1 (en) | 1994-12-07 |
JPH0543151B2 (en) | 1993-06-30 |
JPS6243764A (en) | 1987-02-25 |
EP0212636A3 (en) | 1989-07-19 |
US4772888A (en) | 1988-09-20 |
DE3650165D1 (en) | 1995-01-19 |
EP0212636A2 (en) | 1987-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3853959D1 (en) | Power control circuit. | |
DE3686880D1 (en) | REMOTE CONTROL CIRCUIT BREAKER. | |
DE3680586D1 (en) | ADAPTIVE ELECTRICAL CONTROL SYSTEM. | |
DE3883813D1 (en) | Multiple control circuit. | |
DE3650165D1 (en) | Bus state control circuit. | |
DE3687787T2 (en) | MEMORY ACCESS CONTROL CIRCUIT. | |
DE3889019T2 (en) | CONTROL CIRCUIT. | |
DE3689462D1 (en) | Logical circuit. | |
DE3688564D1 (en) | SEQUENTIAL LOGICAL CIRCUIT. | |
DE3673816D1 (en) | INTERFACE CIRCUIT. | |
KR860700169A (en) | Control Integrated Circuit | |
DE3579851D1 (en) | INTERRUPT CONTROL CIRCUIT. | |
DE3485122D1 (en) | CONTROL CIRCUIT. | |
DE3667213D1 (en) | VOLTAGE CONTROL CIRCUIT. | |
DE3582207D1 (en) | POWER CONTROL CIRCUIT. | |
DE3668522D1 (en) | ELECTRONIC SWITCH. | |
DE3686073T2 (en) | LOGICAL CIRCUIT. | |
IT8522808A0 (en) | ELECTRICAL CONTROL CIRCUIT. | |
DE3686824D1 (en) | ELECTRONIC CONTROL UNIT. | |
IT8619722A0 (en) | CIRCUIT ARRANGEMENT. | |
DE3673138D1 (en) | LOGICAL CIRCUIT. | |
DE3580569D1 (en) | DRIVER CIRCUIT. | |
DE3689291D1 (en) | Bistable circuit. | |
KR880013044U (en) | Single line multiple control circuit | |
FI872976A (en) | The control circuit. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |