DE3624694A1 - Exchange circuit in decimal 1-out-of-10 code - Google Patents
Exchange circuit in decimal 1-out-of-10 codeInfo
- Publication number
- DE3624694A1 DE3624694A1 DE19863624694 DE3624694A DE3624694A1 DE 3624694 A1 DE3624694 A1 DE 3624694A1 DE 19863624694 DE19863624694 DE 19863624694 DE 3624694 A DE3624694 A DE 3624694A DE 3624694 A1 DE3624694 A1 DE 3624694A1
- Authority
- DE
- Germany
- Prior art keywords
- decimal
- code
- inputs
- circuit
- exchange circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/4912—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/491—Indexing scheme relating to groups G06F7/491 - G06F7/4917
- G06F2207/49195—Using pure decimal representation, e.g. 10-valued voltage signal, 1-out-of-10 code
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Telephonic Communication Services (AREA)
Abstract
Description
Gegenstand der Erfindung ist eine Wechsel-Schaltung im Dezi mal-1-aus-10-Code, mittels der in bestimmten Fällen die be treffende Dezimalziffer um die Zahl 5 angehoben wird, wenn sie im unteren Bereich (0 bis 4) liegt und um die Zahl 5 ge senkt wird, wenn sie im oberen Bereich (5 bis 9) liegt.The invention relates to an alternating circuit in deci times-1-out of 10 code, by means of which the be appropriate decimal digit is increased by the number 5 if it is in the lower range (0 to 4) and by the number 5 ge is lowered if it is in the upper range (5 to 9).
Diese Wechsel-Schaltung ist auf der Zeichnung dargestellt.This changeover circuit is shown on the drawing.
Diese Wechsel-Schaltung besteht aus 10 Oder-Schaltungen 1 mit je 2 Eingängen und 10 Und-Schaltungen mit je 2 Ein gängen und der Negier-Schaltung 3 und den zugehörigen Leit ungen. Die Eingänge A und die Ausgänge B sind mit den zuge hörigen Zahlenwerten (Ziffern 0 bis 9) gekennzeichnet.This change-over circuit consists of 10 OR circuits 1 with 2 inputs each and 10 AND circuits with 2 inputs each and the negation circuit 3 and the associated lines The inputs A and outputs B are with the associated numerical values (Numbers 0 to 9).
Die Wirkungsweise ergibt sich wie folgt: Wenn an den Ein gängen A dezimal-1-aus-10-codiert die Ziffer 2 anliegt und am Steuer-Eingang E L-Potential anliegt, hat die Negier schaltung 3 an ihrem Ausgang H-Potential und haben die Er gebnis-Ausgänge B dezimal-1-aus-10-codiert die Ziffer 2. Wenn an den Eingängen A dezimal-1-aus-10-codiert die Ziffer 2 anliegt und am Steuer-Eingang E H-Potential anliegt, hat die Negier-Schaltung 3 an ihrem Ausgang L-Potential und ha ben die Ergebnis-Ausgänge B dezimal-1-aus-10-codiert die Ziffer 7.The operation is as follows: If transitions to the A A decimal-1-of-10 encoding bears the numeral 2, and at the control input E L potential is applied, the Negier has circuit 3 at its output H-potential and have the result outputs B decimal-1-out-10-coded the number 2. If at the inputs A decimal-1-out-10-coded the number 2 is present and at the control input E has H potential, the Negier circuit 3 at its L-potential output and have the result outputs B decimal-1-out of 10-coded the number 7 .
Bei der Wechsel-Schaltung Type B ist die Negier-Schaltung 3 an der Stelle c angeordnet.In the case of the changeover circuit type B , the negation circuit 3 is arranged at point c .
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19863624694 DE3624694A1 (en) | 1986-07-22 | 1986-07-22 | Exchange circuit in decimal 1-out-of-10 code |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19863624694 DE3624694A1 (en) | 1986-07-22 | 1986-07-22 | Exchange circuit in decimal 1-out-of-10 code |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3624694A1 true DE3624694A1 (en) | 1988-01-28 |
Family
ID=6305674
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE19863624694 Withdrawn DE3624694A1 (en) | 1986-07-22 | 1986-07-22 | Exchange circuit in decimal 1-out-of-10 code |
Country Status (1)
Country | Link |
---|---|
DE (1) | DE3624694A1 (en) |
-
1986
- 1986-07-22 DE DE19863624694 patent/DE3624694A1/en not_active Withdrawn
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3624694A1 (en) | Exchange circuit in decimal 1-out-of-10 code | |
DE3530255A1 (en) | Code conversion circuit for the conversion of excess-three code into decimal one-out-of-ten code | |
DE3530208A1 (en) | Code conversion circuit for the conversion of BCD-8421 code into decimal one-out-of-ten code | |
DE3538134A1 (en) | Code-converting circuit for code conversion from 5211 code into decimal 1-out-of-10 code | |
DE3700312A1 (en) | Code conversion circuit to convert decimal digits from 5211 code to 1-out-of-10 code | |
DE3621887A1 (en) | Code conversion circuit to convert 54321 code into decimal 1-out-of-10 code | |
DE3708502A1 (en) | Code conversion circuit for converting decimal digits from 51111 code to 5211 code | |
DE3538691A1 (en) | Code-converting circuit for code conversion from 5211 code into decimal 1-out-of-10 code | |
DE3723064A1 (en) | Adder circuit in decimal 1-out-of-10 code | |
DE3621886A1 (en) | Nine's complement circuit for 54321 code | |
DE3643379A1 (en) | Raising and code conversion circuit | |
DE3533033A1 (en) | Code-converting circuit for code conversion from a 4-field code into decimal 1-out-of-10 code | |
DE3635783A1 (en) | Addition constant value circuit using decimal 1-out-of-10 code | |
DE3626666A1 (en) | Adder circuit using decimal 1-out-of-10 code | |
DE3618592A1 (en) | Partial summand conversion circuit for adder circuits in decimal 1-out-of-10 code | |
DE3611996A1 (en) | Supplementary circuit for tetrad adder in 5211 code | |
DE3524165A1 (en) | Addition fixed circuit in decimal code | |
DE3615709A1 (en) | Adder circuit in decimal 1-out-of-10 code | |
DE3616928A1 (en) | Adder circuit in decimal 1-out-of-10 code | |
DE4021137A1 (en) | Electronic carry adder circuit - uses AND=circuits with five inputs andswitches very quickly even for addition of 9 and 1 | |
DE3616913A1 (en) | Adder circuit in decimal 1-out-of-10 code | |
DE3719664A1 (en) | Adder circuit in decimal 1-out-of-10 code | |
DE3835761A1 (en) | Adder circuit using 1-out-of-10 code | |
DE3726498A1 (en) | Special nine's complement circuit for 54321 code | |
DE3525207A1 (en) | Addition fixed circuit in decimal code |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8139 | Disposal/non-payment of the annual fee |