DE3518413C2 - Eingangspufferschaltung und diese verwendende Logikschaltung - Google Patents

Eingangspufferschaltung und diese verwendende Logikschaltung

Info

Publication number
DE3518413C2
DE3518413C2 DE3518413A DE3518413A DE3518413C2 DE 3518413 C2 DE3518413 C2 DE 3518413C2 DE 3518413 A DE3518413 A DE 3518413A DE 3518413 A DE3518413 A DE 3518413A DE 3518413 C2 DE3518413 C2 DE 3518413C2
Authority
DE
Germany
Prior art keywords
transistor
input
emitter
circuit
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE3518413A
Other languages
German (de)
English (en)
Other versions
DE3518413A1 (de
Inventor
Hiroyuki Kodaira Itoh
Akira Tokio/Tokyo Masaki
Masayoshi Kokubunji Yagyuu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE3518413A1 publication Critical patent/DE3518413A1/de
Application granted granted Critical
Publication of DE3518413C2 publication Critical patent/DE3518413C2/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806—Interface arrangements
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00376—Modifications for compensating variations of temperature, supply voltage or other physical parameters in bipolar transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
DE3518413A 1984-05-23 1985-05-22 Eingangspufferschaltung und diese verwendende Logikschaltung Expired DE3518413C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59102538A JPH0720059B2 (ja) 1984-05-23 1984-05-23 トランジスタ回路

Publications (2)

Publication Number Publication Date
DE3518413A1 DE3518413A1 (de) 1985-11-28
DE3518413C2 true DE3518413C2 (de) 1987-01-02

Family

ID=14330044

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3518413A Expired DE3518413C2 (de) 1984-05-23 1985-05-22 Eingangspufferschaltung und diese verwendende Logikschaltung

Country Status (3)

Country Link
US (1) US4725744A (US08177716-20120515-C00003.png)
JP (1) JPH0720059B2 (US08177716-20120515-C00003.png)
DE (1) DE3518413C2 (US08177716-20120515-C00003.png)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62230222A (ja) * 1986-03-31 1987-10-08 Toshiba Corp 入力回路
JP2583570B2 (ja) * 1988-05-02 1997-02-19 株式会社東芝 インターフェイス回路
JP3039930B2 (ja) * 1988-06-24 2000-05-08 株式会社日立製作所 Ｍｉｓ容量の接続方法
US4980582A (en) * 1989-02-03 1990-12-25 National Semiconductor Corporation High speed ECL input buffer for vertical fuse arrays
JP2833657B2 (ja) * 1989-07-13 1998-12-09 株式会社日立製作所 半導体集積回路装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1918873B2 (de) * 1969-04-14 1972-07-27 Siemens AG, 1000 Berlin u. 8000 München Ecl-schaltkreis zur realisierung der und-verknuepfung
US3719830A (en) * 1971-04-05 1973-03-06 Burroughs Corp Logic circuit
US3795822A (en) * 1972-08-14 1974-03-05 Hewlett Packard Co Multiemitter coupled logic gate
US3921007A (en) * 1974-04-08 1975-11-18 Burroughs Corp Standardizing logic gate
JPS555615U (US08177716-20120515-C00003.png) * 1978-06-26 1980-01-14
JPS5553924A (en) * 1978-10-17 1980-04-19 Hitachi Ltd Semiconductor logic circuit
JPS5592039A (en) * 1978-12-25 1980-07-12 Konsutanteinobuichi Kushi Yuri Signal converting method and logic circuit

Also Published As

Publication number Publication date
JPS60247327A (ja) 1985-12-07
JPH0720059B2 (ja) 1995-03-06
DE3518413A1 (de) 1985-11-28
US4725744A (en) 1988-02-16

Similar Documents

Publication Publication Date Title
EP0096944B1 (de) Schaltungsanordnung mit mehreren, durch aktive Schaltungen gebildeten Signalpfaden
DE3851518T2 (de) TTL-kompatible Umschalterschaltung mit gesteuerter Ausgangssteilheit.
DE2751881A1 (de) Monolithische digitale halbleiterschaltung mit mehreren bipolartransistoren
DE69022791T2 (de) Emitterfolgerschaltung.
DE3339498C2 (US08177716-20120515-C00003.png)
DE68917111T2 (de) BICMOS-Treiberschaltung für CMOS-logische Schaltungen hoher Dichte.
DE2900539C3 (de) Logische Schaltung
DE69128500T2 (de) Emittergekoppelte logische Schaltung
EP0055375B1 (de) Gegentakt-Treiberschaltung mit verringerter Störspannungserzeugung
DE68925856T2 (de) Logische Bicmos-Schaltung
DE2828325A1 (de) Emittergekoppelte logikstufe
DE3781919T2 (de) Eingangsschaltung.
DE3882742T2 (de) Halbleiter - Pufferschaltung.
DE69209498T2 (de) Referenzspannungsgenerator für dynamischen Specher mit wahlfreien Zugriff
DE69018053T2 (de) CMOS-Treiberschaltung mit hoher Schaltgeschwindigkeit.
DE3518413C2 (de) Eingangspufferschaltung und diese verwendende Logikschaltung
DE1537155B2 (de) Schnellschaltende verknuepfungsschaltung mit transistoren
DE2925008A1 (de) Integrierte strom-treiberschaltung
DE3750316T2 (de) Logische Schaltung mit niedrigem Verbrauch und hoher Schaltgeschwindigkeit.
EP0078335B1 (de) Verfahren zum Lesen eines Halbleiterspeichers
DE69825646T2 (de) Pufferverstärker für Bussteuerung
DE69008893T2 (de) TTL-kompatible Ausgangsschaltung mit hoher Schaltgeschwindigkeit.
DE69023358T2 (de) Logische Schaltung.
DE3687950T2 (de) Emittergekoppelte logische schaltung.
DE69429409T2 (de) BICMOS-Logikschaltung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee