DE3063148D1 - Process for producing polycrystalline silicium layers located on silica clad regions of a silicium board, and application to the production of a non-planar self-aligned mos transistor - Google Patents

Process for producing polycrystalline silicium layers located on silica clad regions of a silicium board, and application to the production of a non-planar self-aligned mos transistor

Info

Publication number
DE3063148D1
DE3063148D1 DE8080401252T DE3063148T DE3063148D1 DE 3063148 D1 DE3063148 D1 DE 3063148D1 DE 8080401252 T DE8080401252 T DE 8080401252T DE 3063148 T DE3063148 T DE 3063148T DE 3063148 D1 DE3063148 D1 DE 3063148D1
Authority
DE
Germany
Prior art keywords
silicium
board
production
mos transistor
application
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8080401252T
Other languages
English (en)
Inventor
Eugene Tonnel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thales SA
Original Assignee
Thomson CSF SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson CSF SA filed Critical Thomson CSF SA
Application granted granted Critical
Publication of DE3063148D1 publication Critical patent/DE3063148D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
    • H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
    • H01L29/7811—Vertical DMOS transistors, i.e. VDMOS transistors with an edge termination structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Element Separation (AREA)
  • Formation Of Insulating Films (AREA)
DE8080401252T 1979-09-18 1980-09-02 Process for producing polycrystalline silicium layers located on silica clad regions of a silicium board, and application to the production of a non-planar self-aligned mos transistor Expired DE3063148D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7923242A FR2466101A1 (fr) 1979-09-18 1979-09-18 Procede de formation de couches de silicium polycristallin localisees sur des zones recouvertes de silice d'une plaquette de silicium et application a la fabrication d'un transistor mos non plan autoaligne

Publications (1)

Publication Number Publication Date
DE3063148D1 true DE3063148D1 (en) 1983-06-16

Family

ID=9229752

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8080401252T Expired DE3063148D1 (en) 1979-09-18 1980-09-02 Process for producing polycrystalline silicium layers located on silica clad regions of a silicium board, and application to the production of a non-planar self-aligned mos transistor

Country Status (5)

Country Link
US (1) US4420379A (de)
EP (1) EP0026686B1 (de)
JP (1) JPS5654072A (de)
DE (1) DE3063148D1 (de)
FR (1) FR2466101A1 (de)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2165090A (en) * 1984-09-26 1986-04-03 Philips Electronic Associated Improving the field distribution in high voltage semiconductor devices
US5072266A (en) * 1988-12-27 1991-12-10 Siliconix Incorporated Trench DMOS power transistor with field-shaping body profile and three-dimensional geometry
US5466616A (en) * 1994-04-06 1995-11-14 United Microelectronics Corp. Method of producing an LDMOS transistor having reduced dimensions, reduced leakage, and a reduced propensity to latch-up
US5567634A (en) * 1995-05-01 1996-10-22 National Semiconductor Corporation Method of fabricating self-aligned contact trench DMOS transistors
GB2362755A (en) * 2000-05-25 2001-11-28 Nanogate Ltd Thin film field effect transistor with a conical structure

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3345274A (en) * 1964-04-22 1967-10-03 Westinghouse Electric Corp Method of making oxide film patterns
US3438873A (en) * 1966-05-11 1969-04-15 Bell Telephone Labor Inc Anodic treatment to alter solubility of dielectric films
US3627647A (en) * 1969-05-19 1971-12-14 Cogar Corp Fabrication method for semiconductor devices
US3640806A (en) * 1970-01-05 1972-02-08 Nippon Telegraph & Telephone Semiconductor device and method of producing the same
US3764491A (en) * 1971-12-13 1973-10-09 Bell Telephone Labor Inc Electrolytic oxidation of silicon
US3954523A (en) * 1975-04-14 1976-05-04 International Business Machines Corporation Process for fabricating devices having dielectric isolation utilizing anodic treatment and selective oxidation
JPS6027179B2 (ja) * 1975-11-05 1985-06-27 日本電気株式会社 多孔質シリコンの形成方法
FR2340619A1 (fr) * 1976-02-04 1977-09-02 Radiotechnique Compelec Perfectionnement au procede de fabrication de dispositifs semiconducteurs et dispositifs ainsi obtenus
JPS5362985A (en) * 1976-11-18 1978-06-05 Toshiba Corp Mis type field effect transistor and its production
US4116720A (en) * 1977-12-27 1978-09-26 Burroughs Corporation Method of making a V-MOS field effect transistor for a dynamic memory cell having improved capacitance

Also Published As

Publication number Publication date
EP0026686A1 (de) 1981-04-08
JPS5654072A (en) 1981-05-13
FR2466101B1 (de) 1983-07-01
FR2466101A1 (fr) 1981-03-27
EP0026686B1 (de) 1983-05-11
US4420379A (en) 1983-12-13

Similar Documents

Publication Publication Date Title
AU5189779A (en) Process for producing oxymorphone
ZA784681B (en) Installation for producing a converted web,in particular a web of corrugated board
DE2963358D1 (en) Easily split substrates for the quantification of proteases, a process for their production and a method for the quantification of proteases
HU172798B (hu) Sposob poluchenija timozina al'fa-1
ZA794933B (en) Process for methanol production
FR2433479B1 (fr) Procede de production de silicium polycristallin
AU511037B2 (en) Integrated ammonia-urea production process
ZA793868B (en) Process for the production of coin blanks
DE2965055D1 (en) Process for producing alcohols
JPS5534949A (en) Apparatus for producing single faced corrugated fibreboard
DE3063148D1 (en) Process for producing polycrystalline silicium layers located on silica clad regions of a silicium board, and application to the production of a non-planar self-aligned mos transistor
DE3267754D1 (en) Amorphous silica-based catalyst and process for its production
GB2105604B (en) Amorphous silica based catalyst and process for its production
GB2046993B (en) Process for producing an mis-field effect transistor
GB2018847B (en) Process for producing a sheet having chip design
GB2018268B (en) Process for producing organosilanes
DE3465292D1 (en) Process for the production of a mixture of methanol and higher alcohols
AU527630B2 (en) Process for producing aryltrifluorethanols
GB2047069B (en) Snack procucts and a process for producing them
YU140280A (en) Process for producing substituted acetophenone derivatives
GB2052386B (en) Method for producing double-faced corrugated boards
JPS5286520A (en) Manufacturing method of paper pipe
JPS52129726A (en) Production method of inorganic corrugated composite board
DE2961771D1 (en) Steroid intermediate, method for production thereof, and method for producing another steroid intermediate therefrom
JPS5372765A (en) Pipe manufacturing process

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee