DE2963393D1 - A method of making a narrow gate mesfet - Google Patents

A method of making a narrow gate mesfet

Info

Publication number
DE2963393D1
DE2963393D1 DE7979300721T DE2963393T DE2963393D1 DE 2963393 D1 DE2963393 D1 DE 2963393D1 DE 7979300721 T DE7979300721 T DE 7979300721T DE 2963393 T DE2963393 T DE 2963393T DE 2963393 D1 DE2963393 D1 DE 2963393D1
Authority
DE
Germany
Prior art keywords
making
narrow gate
gate mesfet
mesfet
narrow
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE7979300721T
Other languages
English (en)
Inventor
James L Reutner
Keming Yeh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xerox Corp
Original Assignee
Xerox Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xerox Corp filed Critical Xerox Corp
Application granted granted Critical
Publication of DE2963393D1 publication Critical patent/DE2963393D1/de
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66848—Unipolar field-effect transistors with a Schottky gate, i.e. MESFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/80—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier
    • H01L29/812—Field effect transistors with field effect produced by a PN or other rectifying junction gate, i.e. potential-jump barrier with a Schottky gate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
DE7979300721T 1978-04-27 1979-04-27 A method of making a narrow gate mesfet Expired DE2963393D1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/900,635 US4253229A (en) 1978-04-27 1978-04-27 Self-aligned narrow gate MESFET process

Publications (1)

Publication Number Publication Date
DE2963393D1 true DE2963393D1 (en) 1982-09-16

Family

ID=25412837

Family Applications (1)

Application Number Title Priority Date Filing Date
DE7979300721T Expired DE2963393D1 (en) 1978-04-27 1979-04-27 A method of making a narrow gate mesfet

Country Status (5)

Country Link
US (1) US4253229A (de)
EP (1) EP0005351B1 (de)
JP (1) JPS54148487A (de)
CA (1) CA1118113A (de)
DE (1) DE2963393D1 (de)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5561037A (en) * 1978-10-31 1980-05-08 Toshiba Corp Preparation of semiconductor device
US4304042A (en) * 1978-11-13 1981-12-08 Xerox Corporation Self-aligned MESFETs having reduced series resistance
CA1131367A (en) * 1978-11-13 1982-09-07 Keming W. Yeh Self-aligned mesfet having reduced series resistance
US4358891A (en) * 1979-06-22 1982-11-16 Burroughs Corporation Method of forming a metal semiconductor field effect transistor
FR2462781A1 (fr) * 1979-07-27 1981-02-13 Thomson Csf Transistor a effet de champ a grille schottky autoalignee et son procede de fabrication
US4393578A (en) * 1980-01-02 1983-07-19 General Electric Company Method of making silicon-on-sapphire FET
US4375643A (en) * 1980-02-14 1983-03-01 Xerox Corporation Application of grown oxide bumper insulators to a high-speed VLSI SASMESFET
US4466174A (en) * 1981-12-28 1984-08-21 Texas Instruments Incorporated Method for fabricating MESFET device using a double LOCOS process
JPS6011998A (ja) * 1983-06-30 1985-01-22 株式会社東芝 プラント監視システム
JPH01161773A (ja) * 1987-12-18 1989-06-26 Agency Of Ind Science & Technol 化合物半導体装置の製造方法
US5143857A (en) * 1988-11-07 1992-09-01 Triquint Semiconductor, Inc. Method of fabricating an electronic device with reduced susceptiblity to backgating effects
FR2666172B1 (fr) * 1990-08-24 1997-05-16 Thomson Csf Transistor de puissance et procede de realisation.
JP2532162B2 (ja) * 1990-11-13 1996-09-11 富士通株式会社 電界効果型半導体装置
US5344787A (en) * 1993-09-24 1994-09-06 Vlsi Technology, Inc. Latid implants for increasing the effective width of transistor elements in a semiconductor device

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3604107A (en) * 1969-04-17 1971-09-14 Collins Radio Co Doped oxide field effect transistors
US4124933A (en) * 1974-05-21 1978-11-14 U.S. Philips Corporation Methods of manufacturing semiconductor devices
FR2302592A1 (fr) * 1975-02-26 1976-09-24 Nippon Electric Co Transistor a effet de champ a barriere de schottky a double porte
IT1041193B (it) * 1975-08-08 1980-01-10 Selenia Ind Elettroniche Perfezionamenti nei procedimenti per la fabbricazione di dispositivi a semiconduttor
US4029522A (en) * 1976-06-30 1977-06-14 International Business Machines Corporation Method to fabricate ion-implanted layers with abrupt edges to reduce the parasitic resistance of Schottky barrier fets and bipolar transistors
DE2633906A1 (de) * 1976-07-28 1978-02-02 Siemens Ag Verfahren zur herstellung eines halbleiterbauelementes nach der si- gate-technik
US4102733A (en) * 1977-04-29 1978-07-25 International Business Machines Corporation Two and three mask process for IGFET fabrication

Also Published As

Publication number Publication date
EP0005351A1 (de) 1979-11-14
JPS54148487A (en) 1979-11-20
US4253229A (en) 1981-03-03
CA1118113A (en) 1982-02-09
EP0005351B1 (de) 1982-07-28

Similar Documents

Publication Publication Date Title
DE2965924D1 (en) A method of making a semiconductor device
GB2021859B (en) Method of making a semiconductor device
JPS5584639A (en) Method of making shaped piece
DE3264480D1 (en) Method of making a field effect transistor
DE2963393D1 (en) A method of making a narrow gate mesfet
DE2962684D1 (en) Method of fabricating a field effect transistor
JPS5575267A (en) Method of fabricating unstring gate vmosfet
DE2964009D1 (en) Method of manufacturing a channel plate structure
JPS5536797A (en) Polymerrchelate compound for chromatography and method of making said compound
GB2037073B (en) Method of producing a metal-semiconductor fieldeffect transistor
ZA792231B (en) Method of making can closures
JPS5558521A (en) Method of moving
GB2030483B (en) Method of making a seal nut
DE2965954D1 (en) Self-aligned mesfet and method of making same
ZA791661B (en) A method of stabilizing 4-methyl-5- thiazol
JPS54101540A (en) Method of making heatttransfer member
JPS54119555A (en) Double forming method of plastics
JPS559871A (en) Method of making antiiflame material
JPS54161413A (en) Method of making metallcoated plastic type
JPS54120031A (en) Method of making case
JPS54120032A (en) Method of making case
JPS55104907A (en) Method of making sulfur polynitride
JPS5581113A (en) Method of making cuttinggoff groove
JPS5582697A (en) Method of making plurallsheet form
AU3236478A (en) Method of making a drawing

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee