DE2949571A1 - Cachespeichereinheit fuer die verwendung in verbindung mit einer datenverarbeitungseinheit - Google Patents

Cachespeichereinheit fuer die verwendung in verbindung mit einer datenverarbeitungseinheit

Info

Publication number
DE2949571A1
DE2949571A1 DE19792949571 DE2949571A DE2949571A1 DE 2949571 A1 DE2949571 A1 DE 2949571A1 DE 19792949571 DE19792949571 DE 19792949571 DE 2949571 A DE2949571 A DE 2949571A DE 2949571 A1 DE2949571 A1 DE 2949571A1
Authority
DE
Germany
Prior art keywords
address
relevant
signals
cache memory
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE19792949571
Other languages
German (de)
English (en)
Other versions
DE2949571C2 (sv
Inventor
Jun Robert W Norman
Marion G Porter
William A Shelly
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/968,521 external-priority patent/US4208716A/en
Priority claimed from US05/968,312 external-priority patent/US4245304A/en
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2949571A1 publication Critical patent/DE2949571A1/de
Application granted granted Critical
Publication of DE2949571C2 publication Critical patent/DE2949571C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline
    • G06F12/0859—Overlapped cache accessing, e.g. pipeline with reload from main memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0846—Cache with multiple tag or data arrays being simultaneously accessible
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0844—Multiple simultaneous or quasi-simultaneous cache accessing
    • G06F12/0855—Overlapped cache accessing, e.g. pipeline

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
DE19792949571 1978-12-11 1979-12-10 Cachespeichereinheit fuer die verwendung in verbindung mit einer datenverarbeitungseinheit Granted DE2949571A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US05/968,521 US4208716A (en) 1978-12-11 1978-12-11 Cache arrangement for performing simultaneous read/write operations
US05/968,312 US4245304A (en) 1978-12-11 1978-12-11 Cache arrangement utilizing a split cycle mode of operation

Publications (2)

Publication Number Publication Date
DE2949571A1 true DE2949571A1 (de) 1980-06-19
DE2949571C2 DE2949571C2 (sv) 1988-06-30

Family

ID=27130509

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19792949571 Granted DE2949571A1 (de) 1978-12-11 1979-12-10 Cachespeichereinheit fuer die verwendung in verbindung mit einer datenverarbeitungseinheit

Country Status (4)

Country Link
CA (1) CA1141040A (sv)
DE (1) DE2949571A1 (sv)
FR (1) FR2448189B1 (sv)
GB (2) GB2037039B (sv)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2474201B1 (fr) * 1980-01-22 1986-05-16 Bull Sa Procede et dispositif pour gerer les conflits poses par des acces multiples a un meme cache d'un systeme de traitement numerique de l'information comprenant au moins deux processus possedant chacun un cache
SE445270B (sv) * 1981-01-07 1986-06-09 Wang Laboratories Dator med ett fickminne, vars arbetscykel er uppdelad i tva delcykler
DE3537115A1 (de) * 1985-10-18 1987-05-27 Standard Elektrik Lorenz Ag Verfahren zum betreiben einer einrichtung mit zwei voneinander unabhaengigen befehlseingabestellen und nach diesem verfahren arbeitende einrichtung
JPH07122868B2 (ja) * 1988-11-29 1995-12-25 日本電気株式会社 情報処理装置
US5058116A (en) * 1989-09-19 1991-10-15 International Business Machines Corporation Pipelined error checking and correction for cache memories

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
DE2503738A1 (de) * 1974-02-09 1975-08-14 Philips Nv Speicheranordnung mit haupt- und pufferspeicher
US4070706A (en) 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3670309A (en) * 1969-12-23 1972-06-13 Ibm Storage control system
US3967247A (en) * 1974-11-11 1976-06-29 Sperry Rand Corporation Storage interface unit
US4056845A (en) * 1975-04-25 1977-11-01 Data General Corporation Memory access technique
US4055851A (en) * 1976-02-13 1977-10-25 Digital Equipment Corporation Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3588829A (en) 1968-11-14 1971-06-28 Ibm Integrated memory system with block transfer to a buffer store
DE2503738A1 (de) * 1974-02-09 1975-08-14 Philips Nv Speicheranordnung mit haupt- und pufferspeicher
US4070706A (en) 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system

Also Published As

Publication number Publication date
GB2114783B (en) 1984-01-11
DE2949571C2 (sv) 1988-06-30
CA1141040A (en) 1983-02-08
GB2037039B (en) 1983-08-17
FR2448189B1 (fr) 1988-10-21
GB2037039A (en) 1980-07-02
GB2114783A (en) 1983-08-24
FR2448189A1 (fr) 1980-08-29

Similar Documents

Publication Publication Date Title
DE69133302T2 (de) Registerabbildung in einem einzigen Taktzyklus
DE3851746T2 (de) Sprungvorhersage.
DE68927172T2 (de) Multiprozessorsystem mit cache-speichern
DE69327688T2 (de) Befehlsdecoder
DE68911398T2 (de) Methode und digitaler computer zum vorausholen von vektordaten aus dem speicher in einem für skalaverarbeitung bestimmten speichersystem.
DE69929936T2 (de) Verfahren und Vorrichtung zum Abrufen von nicht-angrenzenden Befehlen in einem Datenverarbeitungssystem
DE69432314T2 (de) Cachespeicher mit aufgeteiltem pegel
DE68928519T2 (de) Verfahren und Vorrichtung zur Vorhersage der richtigen Durchführung der Übersetzungen von virtuellen in physikalische Adressen
DE69620807T2 (de) Datenverarbeitungsvorrichtung zum Vorziehen einer Datenstruktur aus dem Hauptspeicher oder seinem Cachespeicher
DE3785897T2 (de) Steuervorrichtung zum vorabruf von befehlen.
DE3688192T2 (de) Seitenorganisierter cachespeicher mit virtueller adressierung.
DE69025302T2 (de) Hochleistungsrasterpuffer- und -cachespeicheranordnung
DE69023568T2 (de) Cache-Speicheranordnung.
DE3151745C2 (sv)
DE2948668A1 (de) Puffereinheit
DE3887324T2 (de) Speicheranordnung.
DE2023354C2 (de) Datenverarbeitungsanlage mit einem Mikrobefehlsspeicher
DE68928727T2 (de) Cachespeicheranlage zum Versorgen eines Festworts eines Befehlscodes mit variabler Länge und Befehlsabrufanlage
DE69224084T2 (de) Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür
DE2117936A1 (de) Mikroprogrammgesteuerte Zentraleinheit eines elektronischen Datenverarbeitungssystems
DE2855106A1 (de) Einrichtung zur durchfuehrung von instruktionsverzweigungen
DE69418146T2 (de) Temporärer Registersatz für einen superpipeline-superskalaren Prozessor
DE19855806A1 (de) Vorrichtung und Verfahren zum Durchführen von Unterprogrammaufruf- und Rücksprungoperationen
DE3923253C2 (de) Mikroprozessor
DE2524046A1 (de) Elektronische datenverarbeitungsanlage

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8172 Supplementary division/partition in:

Ref country code: DE

Ref document number: 2954576

Format of ref document f/p: P

Q171 Divided out to:

Ref country code: DE

Ref document number: 2954576

AH Division in

Ref country code: DE

Ref document number: 2954576

Format of ref document f/p: P

D2 Grant after examination
8327 Change in the person/name/address of the patent owner

Owner name: HONEYWELL BULL INC., MINNEAPOLIS, MINN., US

8328 Change in the person/name/address of the agent

Free format text: BARDEHLE, H., DIPL.-ING. DOST, W., DIPL.-CHEM. DR.RER.NAT. ALTENBURG, U., DIPL.-PHYS. HOFFMANN, W.,DIPL.-PHYS. WALLINGER, M., DIPL.-ING. DR.-ING., PAT.-ANWAELTE PAGENBERG, J., DR.JUR. FROHWITTER, B., DIPL.-ING., RECHTSANWAELTE GEISSLER, B., DIPL.-PHYS.DR.-JUR., PAT.- U. RECHTSANW. KROHER, J., DR. KOWAL-WOLK, T., DR.-JUR., RECHTSANWAELTE, 8000 MUENCHEN

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee