DE2508799A1 - Digitale logische grundschaltung fuer lernmaschinen - Google Patents
Digitale logische grundschaltung fuer lernmaschinenInfo
- Publication number
- DE2508799A1 DE2508799A1 DE19752508799 DE2508799A DE2508799A1 DE 2508799 A1 DE2508799 A1 DE 2508799A1 DE 19752508799 DE19752508799 DE 19752508799 DE 2508799 A DE2508799 A DE 2508799A DE 2508799 A1 DE2508799 A1 DE 2508799A1
- Authority
- DE
- Germany
- Prior art keywords
- line
- output
- input
- signal
- heuristic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/02—Neural networks
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Biophysics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- General Engineering & Computer Science (AREA)
- Data Mining & Analysis (AREA)
- Artificial Intelligence (AREA)
- General Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Computing Systems (AREA)
- Computational Linguistics (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Software Systems (AREA)
- Neurology (AREA)
- Communication Control (AREA)
- Complex Calculations (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/446,968 US3934231A (en) | 1974-02-28 | 1974-02-28 | Adaptive boolean logic element |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2508799A1 true DE2508799A1 (de) | 1975-09-04 |
Family
ID=23774489
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19752508799 Withdrawn DE2508799A1 (de) | 1974-02-28 | 1975-02-28 | Digitale logische grundschaltung fuer lernmaschinen |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US3934231A (https=) |
| JP (1) | JPS50158243A (https=) |
| CA (1) | CA1023815A (https=) |
| DE (1) | DE2508799A1 (https=) |
| FR (1) | FR2262888B3 (https=) |
| GB (1) | GB1488935A (https=) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4120043A (en) * | 1976-04-30 | 1978-10-10 | Burroughs Corporation | Method and apparatus for multi-function, stored logic Boolean function generation |
| US4599692A (en) * | 1984-01-16 | 1986-07-08 | Itt Corporation | Probabilistic learning element employing context drive searching |
| US4620286A (en) * | 1984-01-16 | 1986-10-28 | Itt Corporation | Probabilistic learning element |
| US4599693A (en) * | 1984-01-16 | 1986-07-08 | Itt Corporation | Probabilistic learning system |
| US4593367A (en) * | 1984-01-16 | 1986-06-03 | Itt Corporation | Probabilistic learning element |
| JPS6142040A (ja) * | 1984-08-03 | 1986-02-28 | Nec Corp | 論理シミユレ−タ |
| US4660166A (en) * | 1985-01-22 | 1987-04-21 | Bell Telephone Laboratories, Incorporated | Electronic network for collective decision based on large number of connections between signals |
| US4719591A (en) * | 1985-11-07 | 1988-01-12 | American Telephone And Telegraph Company, At&T Bell Labs. | Optimization network for the decomposition of signals |
| US4937770A (en) * | 1986-02-07 | 1990-06-26 | Teradyne, Inc. | Simulation system |
| US5239663A (en) * | 1987-06-15 | 1993-08-24 | Centre National De La Recherche Scientifique | Self-adapting and multifunctional process and structure for the automated evaluation of logical or arithmetic expressions, particularly for extended database consultation |
| US5040134A (en) * | 1989-05-26 | 1991-08-13 | Intel Corporation | Neural network employing leveled summing scheme with blocked array |
| US5125098A (en) * | 1989-10-06 | 1992-06-23 | Sanders Associates, Inc. | Finite state-machine employing a content-addressable memory |
| US5053991A (en) * | 1989-10-06 | 1991-10-01 | Sanders Associates, Inc. | Content-addressable memory with soft-match capability |
| US5291612A (en) * | 1991-02-11 | 1994-03-01 | University Technologies International | System for evaluating boolean expressions using total differential generating tree structured processing elements controlled by partial subfunction differentials |
| US5963930A (en) * | 1991-06-26 | 1999-10-05 | Ricoh Company Ltd. | Apparatus and method for enhancing transfer function non-linearities in pulse frequency encoded neurons |
| EP0833344B1 (en) * | 1996-09-30 | 2003-06-18 | STMicroelectronics S.r.l. | Input structure, in particular for analog or digital associative memories |
| US20040059561A1 (en) * | 2002-09-25 | 2004-03-25 | Ilya Gluhovsky | Method and apparatus for determining output uncertainty of computer system models using sensitivity characterization |
| CN100530089C (zh) * | 2007-10-23 | 2009-08-19 | 张俊平 | 一种点读机系统及其脚本驱动方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3327291A (en) * | 1961-09-14 | 1967-06-20 | Robert J Lee | Self-synthesizing machine |
| US3262101A (en) * | 1962-01-31 | 1966-07-19 | Melpar Inc | Generalized self-synthesizer |
| US3613084A (en) * | 1968-09-24 | 1971-10-12 | Bell Telephone Labor Inc | Trainable digital apparatus |
| FR2051725B1 (https=) * | 1969-07-14 | 1973-04-27 | Matsushita Electric Industrial Co Ltd | |
| US3725875A (en) * | 1969-12-30 | 1973-04-03 | Texas Instruments Inc | Probability sort in a storage minimized optimum processor |
| US3702986A (en) * | 1970-07-06 | 1972-11-14 | Texas Instruments Inc | Trainable entropy system |
-
1974
- 1974-02-28 US US05/446,968 patent/US3934231A/en not_active Expired - Lifetime
-
1975
- 1975-02-11 GB GB5768/75A patent/GB1488935A/en not_active Expired
- 1975-02-14 CA CA220,122A patent/CA1023815A/en not_active Expired
- 1975-02-28 FR FR7506426A patent/FR2262888B3/fr not_active Expired
- 1975-02-28 DE DE19752508799 patent/DE2508799A1/de not_active Withdrawn
- 1975-02-28 JP JP50024075A patent/JPS50158243A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| CA1023815A (en) | 1978-01-03 |
| FR2262888B3 (https=) | 1977-11-10 |
| GB1488935A (en) | 1977-10-19 |
| FR2262888A1 (https=) | 1975-09-26 |
| US3934231A (en) | 1976-01-20 |
| JPS50158243A (https=) | 1975-12-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2508799A1 (de) | Digitale logische grundschaltung fuer lernmaschinen | |
| DE3300261C2 (https=) | ||
| DE3300260C2 (https=) | ||
| DE2439577C2 (de) | Verfahren zum Prüfen von hochintegrierten logischen Schaltungen und Einrichtung zur Durchführung des Verfahrens | |
| DE3338333A1 (de) | Logiksimulatorgeraet zur gueltigkeitspruefung einer logikstruktur | |
| DE112017000855B4 (de) | Energiesparender zeitlich gemultiplexter neurosynaptischer Kern zum Implementieren neuronaler Netze | |
| DE69029390T2 (de) | Programmierbare Schaltung für eine neurale Logik | |
| DE1281194B (de) | Verknuepfungsnetzwerk mit einer Lernmatrix | |
| DE69218941T2 (de) | Neuronale netzwerk architektur | |
| DE112013003349T5 (de) | Schaltung mit neuronalem Kern | |
| DE4425552A1 (de) | Wafermaßstabsarchitektur für programmierbare Logikschaltungen | |
| EP0010173A1 (de) | Halbleiterplättchen mit verbesserter Prüfbarkeit der monolithisch hochintegrierten Schaltungen | |
| DE3535436C2 (https=) | ||
| EP3684015A1 (de) | Vorrichtung und verfahren zur klassifizierung von daten insbesondere für ein controller area netzwerk oder ein automotive ethernet netzwerk | |
| DE69314732T2 (de) | Programmierbare logische Vorrichtung | |
| DE3727035C2 (https=) | ||
| DE112008001707T5 (de) | Finite-Feld-Operationen verwendender kryptographischer Zufallszahlengenerator | |
| DE69017136T2 (de) | Verfahren zur Überwachung eines Übertragungssystems mit einer Mehrzahl von virtuellen, asynchron zeitverschachtelten Übertragungskanälen, über die ein Datenstrom übertragen werden kann. | |
| DE3539510C2 (https=) | ||
| CH657487A5 (de) | Funktionsgenerator zur erzeugung einer anzahl von sich wiederholenden digitalen wellenformen. | |
| DE1424747B2 (de) | Erweiterbare digitale datenverarbeitungsanlage | |
| DE4121453C2 (de) | Näherungsschlußfolgerungsvorrichtung | |
| DE1524181B2 (de) | Auswahlvorrichtung fuer ein und ausgabegeraete einer daten verarbeitungsanlage | |
| DE2235802C2 (de) | Verfahren und Einrichtung zur Prüfung nichtlinearer Schaltkreise | |
| WO2020193481A1 (de) | Verfahren und vorrichtung für training und herstellung eines künstlichen neuronalen netzes |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8141 | Disposal/no request for examination |