DE2457992A1 - Halbleiterspeichersystem - Google Patents

Halbleiterspeichersystem

Info

Publication number
DE2457992A1
DE2457992A1 DE19742457992 DE2457992A DE2457992A1 DE 2457992 A1 DE2457992 A1 DE 2457992A1 DE 19742457992 DE19742457992 DE 19742457992 DE 2457992 A DE2457992 A DE 2457992A DE 2457992 A1 DE2457992 A1 DE 2457992A1
Authority
DE
Germany
Prior art keywords
terminal
transistor
gate
connection
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19742457992
Other languages
German (de)
English (en)
Inventor
Donald Gordon Clemons
James Teh-Zen Koo
Paul Robert Schroeder
James Howard Vogelsong
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US423297A external-priority patent/US3859545A/en
Priority claimed from US423296A external-priority patent/US3859641A/en
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of DE2457992A1 publication Critical patent/DE2457992A1/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/404Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/403Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
    • G11C11/405Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01Shaping pulses
    • H03K5/02Shaping pulses by amplifying
    • H03K5/023Shaping pulses by amplifying using field effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Dram (AREA)
  • Semiconductor Memories (AREA)
DE19742457992 1973-12-10 1974-12-07 Halbleiterspeichersystem Pending DE2457992A1 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US42329573A 1973-12-10 1973-12-10
US423297A US3859545A (en) 1973-12-10 1973-12-10 Low power dynamic control circuitry
US423296A US3859641A (en) 1973-12-10 1973-12-10 Dynamic buffer circuit

Publications (1)

Publication Number Publication Date
DE2457992A1 true DE2457992A1 (de) 1975-06-26

Family

ID=27411402

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19742457992 Pending DE2457992A1 (de) 1973-12-10 1974-12-07 Halbleiterspeichersystem

Country Status (5)

Country Link
JP (1) JPS5092053A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE2457992A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
FR (1) FR2254089A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
IT (1) IT1024990B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NL (1) NL7415746A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5472934A (en) * 1977-11-24 1979-06-11 Hitachi Ltd Data processor

Also Published As

Publication number Publication date
FR2254089A1 (en) 1975-07-04
JPS5092053A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1975-07-23
IT1024990B (it) 1978-07-20
NL7415746A (nl) 1975-06-12

Similar Documents

Publication Publication Date Title
DE3032657C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2650479C2 (de) Speicheranordnung mit Ladungsspeicherzellen
DE2548564A1 (de) Halbleiterspeicher mit wahlfreiem zugriff
DE3740361C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE4014117C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3687322T2 (de) Halbleiterspeicheranordnung.
DE2527486C3 (de) Verfahren zur Prüfung bistabiler Speicherzellen
DE2557359A1 (de) Gegen datenverlust bei netzausfall gesicherter dynamischer speicher
DE2545313A1 (de) Dynamischer misfet randomspeicher in integrierter schaltung
DE2503318A1 (de) Speicheranordnung zum speichern eines eingangssignals mit einer mehrzahl bits
DE2613543A1 (de) Speicher aus feldeffekt-transistoren
DE3942386C2 (de) Zeitgabeschaltung für einen Halbleiterspeicher
DE2432684C3 (de) Schaltungsanordnung zur Zwischenspeicherung der in einer Matrix aus Feldeffekt-Transistoren gespeicherten binären Informationen
DE2300186A1 (de) Mos-pufferschaltung, insbesondere fuer ein mos-speichersystem
DE4040492A1 (de) Automatische loeschoptimierschaltung fuer einen elektrisch loesch- und programmierbaren halbleiterspeicher und automatisches loeschoptimierungsverfahren
DE2531382A1 (de) Halbleiterspeicher zum blockorientierten lesen und schreiben
DE4108996C2 (de) Halbleiterspeichereinrichtung
DE4004771C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2614297A1 (de) Mos-speicher
DE19521637A1 (de) Nichtflüchtiges Registersystem unter Verwendung von amorphen Dünnschichttransistoren mit isoliertem Gate
DE3329096C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE2431079C3 (de) Dynamischer Halbleiterspeicher mit Zwei-Transistor-Speicherelementen
DE2724646C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3430145C2 (de) Halbleiter-Speichereinrichtung
DE2609714A1 (de) Speicherzellenanordnung