DE2354521C2 - Verfahren und Einrichtung zum gleichzeitigen Zugriff zu verschiedenen Speichermoduln - Google Patents

Verfahren und Einrichtung zum gleichzeitigen Zugriff zu verschiedenen Speichermoduln

Info

Publication number
DE2354521C2
DE2354521C2 DE2354521A DE2354521A DE2354521C2 DE 2354521 C2 DE2354521 C2 DE 2354521C2 DE 2354521 A DE2354521 A DE 2354521A DE 2354521 A DE2354521 A DE 2354521A DE 2354521 C2 DE2354521 C2 DE 2354521C2
Authority
DE
Germany
Prior art keywords
memory
requester
address
access
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2354521A
Other languages
German (de)
English (en)
Other versions
DE2354521A1 (de
Inventor
Stuart Gordon Poughkeepsie N.Y. Tucker
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE2354521A1 publication Critical patent/DE2354521A1/de
Application granted granted Critical
Publication of DE2354521C2 publication Critical patent/DE2354521C2/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
  • Memory System (AREA)
DE2354521A 1972-11-24 1973-10-31 Verfahren und Einrichtung zum gleichzeitigen Zugriff zu verschiedenen Speichermoduln Expired DE2354521C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00309320A US3812473A (en) 1972-11-24 1972-11-24 Storage system with conflict-free multiple simultaneous access

Publications (2)

Publication Number Publication Date
DE2354521A1 DE2354521A1 (de) 1974-05-30
DE2354521C2 true DE2354521C2 (de) 1983-12-22

Family

ID=23197705

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2354521A Expired DE2354521C2 (de) 1972-11-24 1973-10-31 Verfahren und Einrichtung zum gleichzeitigen Zugriff zu verschiedenen Speichermoduln

Country Status (7)

Country Link
US (1) US3812473A (US07922777-20110412-C00004.png)
JP (1) JPS5317458B2 (US07922777-20110412-C00004.png)
CA (1) CA1014669A (US07922777-20110412-C00004.png)
DE (1) DE2354521C2 (US07922777-20110412-C00004.png)
FR (1) FR2208162B1 (US07922777-20110412-C00004.png)
GB (1) GB1438875A (US07922777-20110412-C00004.png)
IT (1) IT1001546B (US07922777-20110412-C00004.png)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3993982A (en) * 1973-07-23 1976-11-23 Consolidated Video Systems, Inc. Sequence control unit for a television time base corrector
JPS5410219B2 (US07922777-20110412-C00004.png) * 1973-12-07 1979-05-02
CA1051121A (en) * 1974-09-25 1979-03-20 Data General Corporation Overlapping access to memory modules
JPS5174534A (ja) * 1974-12-24 1976-06-28 Fujitsu Ltd Tensomeireihoshiki
US4001783A (en) * 1975-03-26 1977-01-04 Honeywell Information Systems, Inc. Priority interrupt mechanism
JPS51138138A (en) * 1975-05-26 1976-11-29 Nippon Telegr & Teleph Corp <Ntt> Semi-conductor storage device
US3964054A (en) * 1975-06-23 1976-06-15 International Business Machines Corporation Hierarchy response priority adjustment mechanism
US4034347A (en) * 1975-08-08 1977-07-05 Bell Telephone Laboratories, Incorporated Method and apparatus for controlling a multiprocessor system
US4099231A (en) * 1975-10-01 1978-07-04 Digital Equipment Corporation Memory control system for transferring selected words in a multiple memory word exchange during one memory cycle
US4104719A (en) * 1976-05-20 1978-08-01 The United States Of America As Represented By The Secretary Of The Navy Multi-access memory module for data processing systems
US4070706A (en) * 1976-09-20 1978-01-24 Sperry Rand Corporation Parallel requestor priority determination and requestor address matching in a cache memory system
US4153951A (en) * 1976-09-24 1979-05-08 Itek Corporation Event marker having extremely small bit storage requirements
US4234918A (en) * 1977-05-31 1980-11-18 Burroughs Corporation Time-shared, multi-phase memory system with error checking and data correcting
DE3071216D1 (en) * 1979-01-09 1985-12-12 Sullivan Computer Shared memory computer apparatus
US4302818A (en) * 1979-07-10 1981-11-24 Texas Instruments Incorporated Micro-vector processor
US4376972A (en) * 1980-01-08 1983-03-15 Honeywell Information Systems Inc. Sequential word aligned address apparatus
US4319324A (en) * 1980-01-08 1982-03-09 Honeywell Information Systems Inc. Double word fetch system
JPS6057090B2 (ja) * 1980-09-19 1985-12-13 株式会社日立製作所 データ記憶装置およびそれを用いた処理装置
US4439827A (en) * 1981-12-28 1984-03-27 Raytheon Company Dual fetch microsequencer
JPS5975365A (ja) * 1982-10-22 1984-04-28 Hitachi Ltd ベクトル処理装置
JPS59148952A (ja) * 1983-02-14 1984-08-25 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション 優先順位回路
ATE74675T1 (de) * 1983-04-25 1992-04-15 Cray Research Inc Mehrprozessorsteuerung fuer vektorrechner.
US4771378A (en) * 1984-06-19 1988-09-13 Cray Research, Inc. Electrical interface system
CA1228677A (en) * 1984-06-21 1987-10-27 Cray Research, Inc. Peripheral interface system
US4679148A (en) * 1985-05-01 1987-07-07 Ball Corporation Glass machine controller
JPS6366670A (ja) * 1986-09-08 1988-03-25 Pioneer Electronic Corp 演算処理回路
CA1310429C (en) * 1987-09-19 1992-11-17 Nobuo Uchida Access priority control system for main storage for computer
US5009281A (en) * 1988-03-10 1991-04-23 Yamaha Corporation Acoustic apparatus
US6728832B2 (en) * 1990-02-26 2004-04-27 Hitachi, Ltd. Distribution of I/O requests across multiple disk units
US5680574A (en) * 1990-02-26 1997-10-21 Hitachi, Ltd. Data distribution utilizing a master disk unit for fetching and for writing to remaining disk units
US5680518A (en) * 1994-08-26 1997-10-21 Hangartner; Ricky D. Probabilistic computing methods and apparatus
US5946710A (en) * 1996-11-14 1999-08-31 Unisys Corporation Selectable two-way, four-way double cache interleave scheme

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US26087A (en) 1859-11-15 Improvement in fastening metal hoops on cotton-bales
US3541516A (en) * 1965-06-30 1970-11-17 Ibm Vector arithmetic multiprocessor computing system
US3638198A (en) * 1969-07-09 1972-01-25 Burroughs Corp Priority resolution network for input/output exchange

Also Published As

Publication number Publication date
FR2208162A1 (US07922777-20110412-C00004.png) 1974-06-21
FR2208162B1 (US07922777-20110412-C00004.png) 1976-06-18
JPS4984335A (US07922777-20110412-C00004.png) 1974-08-13
IT1001546B (it) 1976-04-30
CA1014669A (en) 1977-07-26
US3812473A (en) 1974-05-21
DE2354521A1 (de) 1974-05-30
GB1438875A (en) 1976-06-09
JPS5317458B2 (US07922777-20110412-C00004.png) 1978-06-08

Similar Documents

Publication Publication Date Title
DE2354521C2 (de) Verfahren und Einrichtung zum gleichzeitigen Zugriff zu verschiedenen Speichermoduln
DE102008034500B4 (de) Arbitrierung
DE3300263C2 (US07922777-20110412-C00004.png)
DE2322674C3 (de) Mikroprogramm-Steuereinrichtung
DE2117936A1 (de) Mikroprogrammgesteuerte Zentraleinheit eines elektronischen Datenverarbeitungssystems
DE2953861C2 (US07922777-20110412-C00004.png)
DE1774296B2 (de) Restruktuierbare Steuereinheit für elektronische Digitalrechner
DE2716051A1 (de) Datenverarbeitungsanlage, bei der zum speicherzugriff schluessel verwendet werden
DE3338333A1 (de) Logiksimulatorgeraet zur gueltigkeitspruefung einer logikstruktur
DE1499175B2 (de) Steuereinrichtung in einem mehrspezies rechner
EP0048767A1 (de) Prioritätsstufengesteuerte Unterbrechungseinrichtung
DE3224034A1 (de) Mehrprozessorensystem
DE3607092A1 (de) Speichermanagementsystem
DE2928488A1 (de) Speicher-subsystem
DE1901343B2 (de) Datenverarbeitungsanlage zur Ausführung von Mateirenrechnungen
DE3400723C2 (US07922777-20110412-C00004.png)
DE2054830C3 (de) Informationsverarbeitungsanlage mit Mitteln zum Zugriff zu Speicher-Datenfeldern variabler Länge
DE2556617C2 (de) Schiebe- und Rotierschaltung
DE2722124A1 (de) Anordnung zum feststellen des prioritaetsranges in einem dv-system
DE2443579B2 (de) Asynchroner Arbiter
DE2164793A1 (de) Verfahren und Datenverarbeitungsanlage zur Steuerung einer Vielzahl von Eingabe/ Ausgabe-Einheiten mittels eine Zentraleinheit
DE2117581C3 (de) Einrichtung zur Adressenprüfung
DE2625113C2 (de) Speicherschutzeinrichtung
DE2706877C2 (de) Mikroprogramm-Steuereinrichtung
DE68903280T2 (de) Vektorschlange in computern mit vektorregister.

Legal Events

Date Code Title Description
OD Request for examination
8126 Change of the secondary classification

Free format text: G06F 13/06 G06F 15/347

D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee