DE19655076B4 - Halbleitereinrichtung und Herstellungsverfahren einer Halbleitereinrichtung - Google Patents

Halbleitereinrichtung und Herstellungsverfahren einer Halbleitereinrichtung Download PDF

Info

Publication number
DE19655076B4
DE19655076B4 DE19655076A DE19655076A DE19655076B4 DE 19655076 B4 DE19655076 B4 DE 19655076B4 DE 19655076 A DE19655076 A DE 19655076A DE 19655076 A DE19655076 A DE 19655076A DE 19655076 B4 DE19655076 B4 DE 19655076B4
Authority
DE
Germany
Prior art keywords
semiconductor device
manufacturing
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE19655076A
Other languages
English (en)
Inventor
Takahisa Eimori
Hiroshi Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP8011624A external-priority patent/JPH09205185A/ja
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to DE19629736A priority Critical patent/DE19629736C2/de
Priority claimed from DE19629736A external-priority patent/DE19629736C2/de
Application granted granted Critical
Publication of DE19655076B4 publication Critical patent/DE19655076B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283Deposition of conductive or insulating materials for electrodes conducting electric current
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE19655076A 1996-01-26 1996-07-23 Halbleitereinrichtung und Herstellungsverfahren einer Halbleitereinrichtung Expired - Fee Related DE19655076B4 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19629736A DE19629736C2 (de) 1996-01-26 1996-07-23 Halbleitereinrichtung mit selbstjustierendem Kontakt und Herstellungsverfahren dafür

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP8011624A JPH09205185A (ja) 1996-01-26 1996-01-26 半導体装置および半導体装置の製造方法
DE19629736A DE19629736C2 (de) 1996-01-26 1996-07-23 Halbleitereinrichtung mit selbstjustierendem Kontakt und Herstellungsverfahren dafür

Publications (1)

Publication Number Publication Date
DE19655076B4 true DE19655076B4 (de) 2005-03-10

Family

ID=26027759

Family Applications (2)

Application Number Title Priority Date Filing Date
DE19655076A Expired - Fee Related DE19655076B4 (de) 1996-01-26 1996-07-23 Halbleitereinrichtung und Herstellungsverfahren einer Halbleitereinrichtung
DE19655075A Expired - Fee Related DE19655075C2 (de) 1996-01-26 1996-07-23 Halbleitereinrichtung mit Kontaktlöchern und Herstellungsverfahren einer Halbleitereinrichtung

Family Applications After (1)

Application Number Title Priority Date Filing Date
DE19655075A Expired - Fee Related DE19655075C2 (de) 1996-01-26 1996-07-23 Halbleitereinrichtung mit Kontaktlöchern und Herstellungsverfahren einer Halbleitereinrichtung

Country Status (1)

Country Link
DE (2) DE19655076B4 (de)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4686000A (en) * 1985-04-02 1987-08-11 Heath Barbara A Self-aligned contact process
US5206187A (en) * 1991-08-30 1993-04-27 Micron Technology, Inc. Method of processing semiconductor wafers using a contact etch stop
JPH05226333A (ja) * 1992-02-12 1993-09-03 Sharp Corp 半導体装置の製造方法
US5298463A (en) * 1991-08-30 1994-03-29 Micron Technology, Inc. Method of processing a semiconductor wafer using a contact etch stop
US5380680A (en) * 1992-10-20 1995-01-10 Hyundai Electronics Industries Co., Ltd. Method for forming a metal contact of a semiconductor device
US5384287A (en) * 1991-12-13 1995-01-24 Nec Corporation Method of forming a semiconductor device having self-aligned contact holes
US5578524A (en) * 1994-03-30 1996-11-26 Nec Corporation Fabrication process of a semiconductor device with a wiring structure

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5200358A (en) * 1991-11-15 1993-04-06 At&T Bell Laboratories Integrated circuit with planar dielectric layer
KR0140646B1 (ko) * 1994-01-12 1998-07-15 문정환 반도체장치의 제조방법

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4686000A (en) * 1985-04-02 1987-08-11 Heath Barbara A Self-aligned contact process
US5206187A (en) * 1991-08-30 1993-04-27 Micron Technology, Inc. Method of processing semiconductor wafers using a contact etch stop
US5298463A (en) * 1991-08-30 1994-03-29 Micron Technology, Inc. Method of processing a semiconductor wafer using a contact etch stop
US5384287A (en) * 1991-12-13 1995-01-24 Nec Corporation Method of forming a semiconductor device having self-aligned contact holes
JPH05226333A (ja) * 1992-02-12 1993-09-03 Sharp Corp 半導体装置の製造方法
US5380680A (en) * 1992-10-20 1995-01-10 Hyundai Electronics Industries Co., Ltd. Method for forming a metal contact of a semiconductor device
US5578524A (en) * 1994-03-30 1996-11-26 Nec Corporation Fabrication process of a semiconductor device with a wiring structure

Also Published As

Publication number Publication date
DE19655075C2 (de) 2003-04-03

Similar Documents

Publication Publication Date Title
DE69534709D1 (de) Herstellungsverfahren einer Halbleiteranordnung
KR960009110A (ko) 반도체 장치 및 그 제조방법
DE69721411D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69634289D1 (de) Herstellungsverfahren einer Halbleitervorrichtung
KR960009107A (ko) 반도체장치와 그 제조방법
DE69737588D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE69323127D1 (de) Halbleitervorrichtung und Herstellungsverfahren
DE69522514D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69527330D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69526539D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE69633214D1 (de) Herstellungsverfahren einer Leistungshalbleiteranordnung und Leiterrahmen
DE69525795D1 (de) Halbleiteranordnung und Herstellungsverfahren
KR950034612A (ko) 반도체 구조물 및 그 제조 방법
DE69413602D1 (de) Halbleiteranordnung und Herstellungsverfahren
KR960015900A (ko) 반도체 장치 및 그 제조방법
DE69435205D1 (de) Dünne Halbleitervorrichtung und Herstellungsverfahren
DE59601335D1 (de) Halbleiterbauelement und Herstellverfahren
DE59608735D1 (de) Optoelektronischer wandler und herstellverfahren
DE69226133D1 (de) Verbindungsstruktur einer Halbleiteranordnung und ein Herstellungsverfahren dafür
DE69424728D1 (de) Halbleiteranordnung und zugehörige Herstellungsmethode
DE69325343D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
KR970004015A (ko) 반도체장치 및 그의 제조방법
DE69738012D1 (de) Halbleitervorrichtung und deren Herstellungsverfahren
DE69637537D1 (de) Halbleiteranordnung mit verbessertem Verbindungsmuster und Herstellungsverfahren dafür
FI952719A (fi) Menetelmä puolijohdelaitteen valmistamiseksi

Legal Events

Date Code Title Description
AC Divided out of

Ref document number: 19629736

Country of ref document: DE

Kind code of ref document: P

8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee