DE1774896C2 - Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher - Google Patents

Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher

Info

Publication number
DE1774896C2
DE1774896C2 DE1774896A DE1774896A DE1774896C2 DE 1774896 C2 DE1774896 C2 DE 1774896C2 DE 1774896 A DE1774896 A DE 1774896A DE 1774896 A DE1774896 A DE 1774896A DE 1774896 C2 DE1774896 C2 DE 1774896C2
Authority
DE
Germany
Prior art keywords
signal
memory
gate
data
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE1774896A
Other languages
German (de)
English (en)
Other versions
DE1774896B1 (de
Inventor
Kenneth Allen Bell
Raymond Joseph Klatz
Minn. Rochester
Donald Earl Marblehead Mass. Wallis
Karl Kay Endicott N.Y. Womack
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE1774896B1 publication Critical patent/DE1774896B1/de
Application granted granted Critical
Publication of DE1774896C2 publication Critical patent/DE1774896C2/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Human Computer Interaction (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
DE1774896A 1967-09-27 1968-09-27 Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher Expired DE1774896C2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US67091967A 1967-09-27 1967-09-27

Publications (2)

Publication Number Publication Date
DE1774896B1 DE1774896B1 (de) 1972-05-31
DE1774896C2 true DE1774896C2 (de) 1975-06-12

Family

ID=24692427

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1774896A Expired DE1774896C2 (de) 1967-09-27 1968-09-27 Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher

Country Status (10)

Country Link
US (1) US3541518A (enExample)
AT (1) AT281472B (enExample)
BE (1) BE719481A (enExample)
CH (1) CH479121A (enExample)
DE (1) DE1774896C2 (enExample)
ES (1) ES358499A1 (enExample)
FR (1) FR1580605A (enExample)
GB (1) GB1233951A (enExample)
NL (1) NL6813827A (enExample)
SE (1) SE339126B (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3626374A (en) * 1970-02-10 1971-12-07 Bell Telephone Labor Inc High-speed data-directed information processing system characterized by a plural-module byte-organized memory unit
FR2166733A5 (enExample) * 1972-01-06 1973-08-17 Sagem
US3828320A (en) * 1972-12-29 1974-08-06 Burroughs Corp Shared memory addressor
US3859636A (en) * 1973-03-22 1975-01-07 Bell Telephone Labor Inc Microprogram controlled data processor for executing microprogram instructions from microprogram memory or main memory
US4704678A (en) * 1982-11-26 1987-11-03 Inmos Limited Function set for a microcomputer
JP2617974B2 (ja) * 1988-03-08 1997-06-11 富士通株式会社 データ処理装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1190706B (de) * 1963-07-17 1965-04-08 Telefunken Patent In zwei abwechselnden Zyklen arbeitende programmgesteuerte elektronische digitale Rechenmaschine
US3341817A (en) * 1964-06-12 1967-09-12 Bunker Ramo Memory transfer apparatus
US3348210A (en) * 1964-12-07 1967-10-17 Bell Telephone Labor Inc Digital computer employing plural processors

Also Published As

Publication number Publication date
DE1774896B1 (de) 1972-05-31
FR1580605A (enExample) 1969-09-05
AT281472B (de) 1970-05-25
ES358499A1 (es) 1970-04-16
SE339126B (enExample) 1971-09-27
GB1233951A (enExample) 1971-06-03
US3541518A (en) 1970-11-17
NL6813827A (enExample) 1969-03-31
BE719481A (enExample) 1969-01-16
CH479121A (de) 1969-09-30

Similar Documents

Publication Publication Date Title
DE2935906C2 (de) Mikroprozessor
DE1549523B2 (de) Datenverarbeitungsanlage
DE2748991A1 (de) Einrichtung zur umsetzung von datenformaten
EP0010185B1 (de) Virtuell-Adressiervorrichtung für einen Computer
DE2353635C2 (de) Vorrichtung zur Datenverarbeitung
DE2532125C2 (de) Modularbaustein für Datenverarbeitungsanlagen
DE1499202A1 (de) Einrichtung zum Adressieren von Speicherbereichen
DE3543471C1 (de) In integrierter Technik hergestellter Baustein zur Erstellung integrierter Schaltungen
EP0052669B1 (de) Mehrfach adressierbarer hochintegrierter Halbleiterspeicher
DE69523490T2 (de) Maskengenerator
DE2403039C2 (de) Einrichtung zur Befehlsausführung in einer adressenerweiterten elektronischen Datenverarbeitungsanlage
DE1774896B1 (de) Datenverarbeitungsanlage mit einem rechenwerk, einem hauptspeicher und einem aktivspeicher
DE2937777C2 (de) Steuereinrichtung in einer elektronischen Datenverarbeitungsanlage zur Programmunterbrechung und für die Durchführung erzwungener Operationen
EP0057755B1 (de) Mikrorechnersystem zum raschen Auffinden von Kennzeichenblöcken
EP1145113B1 (de) Verfahren und anordnung zur erzeugung und ausführung von komprimierten programmen eines vliw-prozessors
DE2000608C3 (de) Schaltungsanordnung fuer eine Nachrichtenverarbeitungs-,insbesondere fuer eine Nachrichtenvermittlungsanlage
DE1774845A1 (de) Einrichtung zur Adressenpruefung und -modifizierung in einem Datenverarbeitungssystem mit dynamischer Adressenverschiebung
DE1806172A1 (de) Prioritaetsschaltung
DE2028911C2 (de) Datenverarbeitungsanlage
DE1524211C3 (de) Datenverarbeitungsanlage
DE1499284A1 (de) Datenbearbeitungsanlage
DE1774864C2 (de) Mikroprogrammierte Datenverarbeitungsanlage mit einem Hauptspeicher und einem Schnellspeicher
DE2150292C2 (de) Mikroprogrammgesteuerte Datenverarbeitungsanlage mit überlagerter Ausführung und Entnahme von Befehlen
DE3587401T2 (de) Maskensignalgenerator.
DE1916377A1 (de) Verfahren und Anordnung zur Verschiebung von Datenfeldern

Legal Events

Date Code Title Description
E77 Valid patent as to the heymanns-index 1977
8339 Ceased/non-payment of the annual fee