AT281472B - Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher - Google Patents

Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher

Info

Publication number
AT281472B
AT281472B AT931268A AT931268A AT281472B AT 281472 B AT281472 B AT 281472B AT 931268 A AT931268 A AT 931268A AT 931268 A AT931268 A AT 931268A AT 281472 B AT281472 B AT 281472B
Authority
AT
Austria
Prior art keywords
memory
data processing
processing system
arithmetic unit
main memory
Prior art date
Application number
AT931268A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of AT281472B publication Critical patent/AT281472B/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
AT931268A 1967-09-27 1968-09-24 Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher AT281472B (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US67091967A 1967-09-27 1967-09-27

Publications (1)

Publication Number Publication Date
AT281472B true AT281472B (de) 1970-05-25

Family

ID=24692427

Family Applications (1)

Application Number Title Priority Date Filing Date
AT931268A AT281472B (de) 1967-09-27 1968-09-24 Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher

Country Status (10)

Country Link
US (1) US3541518A (de)
AT (1) AT281472B (de)
BE (1) BE719481A (de)
CH (1) CH479121A (de)
DE (1) DE1774896C2 (de)
ES (1) ES358499A1 (de)
FR (1) FR1580605A (de)
GB (1) GB1233951A (de)
NL (1) NL6813827A (de)
SE (1) SE339126B (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3626374A (en) * 1970-02-10 1971-12-07 Bell Telephone Labor Inc High-speed data-directed information processing system characterized by a plural-module byte-organized memory unit
FR2166733A5 (de) * 1972-01-06 1973-08-17 Sagem
US3828320A (en) * 1972-12-29 1974-08-06 Burroughs Corp Shared memory addressor
US3859636A (en) * 1973-03-22 1975-01-07 Bell Telephone Labor Inc Microprogram controlled data processor for executing microprogram instructions from microprogram memory or main memory
US4680698A (en) * 1982-11-26 1987-07-14 Inmos Limited High density ROM in separate isolation well on single with chip
JP2617974B2 (ja) * 1988-03-08 1997-06-11 富士通株式会社 データ処理装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1190706B (de) * 1963-07-17 1965-04-08 Telefunken Patent In zwei abwechselnden Zyklen arbeitende programmgesteuerte elektronische digitale Rechenmaschine
US3341817A (en) * 1964-06-12 1967-09-12 Bunker Ramo Memory transfer apparatus
US3348210A (en) * 1964-12-07 1967-10-17 Bell Telephone Labor Inc Digital computer employing plural processors

Also Published As

Publication number Publication date
BE719481A (de) 1969-01-16
SE339126B (de) 1971-09-27
NL6813827A (de) 1969-03-31
DE1774896B1 (de) 1972-05-31
DE1774896C2 (de) 1975-06-12
ES358499A1 (es) 1970-04-16
CH479121A (de) 1969-09-30
FR1580605A (de) 1969-09-05
GB1233951A (de) 1971-06-03
US3541518A (en) 1970-11-17

Similar Documents

Publication Publication Date Title
CH442429A (de) Speichereinrichtung in einer Datenverarbeitungsanlage
CH489057A (de) Datenverarbeitungsanlage
NL146619B (nl) Computerstelsel met grafische weergave.
NL167250C (nl) Informatieverwerkende inrichting.
NL164143C (nl) Gegevensverwerkend systeem met variabele prioriteiten.
NL166141C (nl) Meervoudig gegevensverwerkend systeem.
NL162223C (nl) Multipel gegevensverwerkend complex.
CH472728A (de) Datenverarbeitendes System mit mehreren Datenverarbeitungsanlagen
NL145068B (nl) Aritmetische en logische eenheid.
NL172702C (nl) Informatieverwerkingsinrichting.
AT303833B (de) Datenverarbeitungsanlage
AT306404B (de) Informations-Verarbeitungssystem
CH483061A (de) Datenverarbeitungsnalage mit mehreren Datenverarbeitungsgeräten
AT281472B (de) Datenverarbeitungsanlage mit einem Rechenwerk, einem Hauptspeicher und einem Aktivspeicher
CH486737A (de) Datenverarbeitungsanlage mit dynamischer Adressverschiebung
CH495016A (de) Datenverarbeitungsanlage
AT281471B (de) Datenverarbeitungssystem mit einem Hauptspeicher und einem Schnellspeicher
CH484473A (de) Datenverarbeitungsanlage
AT279219B (de) Datenverarbeitungsanlage
FI46014C (fi) Tietojen varastointilaite.
AT246461B (de) Speicher mit beliebigem Zugriff in Datenverarbeitungsanlagen
NL141305B (nl) Informatie-verwerkende inrichting.
CH480690A (de) Datenverarbeitungsanlage
NL170467C (nl) Gegevensverwerkend stelsel.
NL171937C (nl) Geheugenstelsel.

Legal Events

Date Code Title Description
ELJ Ceased due to non-payment of the annual fee