DE112023000743T5 - Dünnschichttransistor und elektronische vorrichtung - Google Patents

Dünnschichttransistor und elektronische vorrichtung Download PDF

Info

Publication number
DE112023000743T5
DE112023000743T5 DE112023000743.8T DE112023000743T DE112023000743T5 DE 112023000743 T5 DE112023000743 T5 DE 112023000743T5 DE 112023000743 T DE112023000743 T DE 112023000743T DE 112023000743 T5 DE112023000743 T5 DE 112023000743T5
Authority
DE
Germany
Prior art keywords
oxide semiconductor
crystal
crystal orientation
equal
film transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE112023000743.8T
Other languages
German (de)
English (en)
Inventor
Hajime Watakabe
Masashi TSUBUKU
Toshinari Sasaki
Takaya TAMARU
Emi Kawashima
Yuki Tsuruma
Daichi Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Idemitsu Kosan Co Ltd
Japan Display Inc
Original Assignee
Idemitsu Kosan Co Ltd
Japan Display Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Idemitsu Kosan Co Ltd, Japan Display Inc filed Critical Idemitsu Kosan Co Ltd
Publication of DE112023000743T5 publication Critical patent/DE112023000743T5/de
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3434—Deposited materials, e.g. layers characterised by the chemical composition being oxide semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6755—Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6733—Multi-gate TFTs
    • H10D30/6734—Multi-gate TFTs having gate electrodes arranged on both top and bottom sides of the channel, e.g. dual-gate TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40—Crystalline structures
    • H10D62/405—Orientations of crystalline planes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D99/00—Subject matter not provided for in other groups of this subclass
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/22—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using physical deposition, e.g. vacuum deposition or sputtering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2921—Materials being crystalline insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
    • H10P14/2901—Materials
    • H10P14/2922—Materials being non-crystalline insulating materials, e.g. glass or polymers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/32—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by intermediate layers between substrates and deposited layers
    • H10P14/3202—Materials thereof
    • H10P14/3238—Materials thereof being insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3451—Structure
    • H10P14/3452—Microstructure
    • H10P14/3456—Polycrystalline
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3466—Crystal orientation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]

Landscapes

  • Thin Film Transistor (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
DE112023000743.8T 2022-03-30 2023-02-20 Dünnschichttransistor und elektronische vorrichtung Pending DE112023000743T5 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2022057461 2022-03-30
JP2022-057461 2022-03-30
PCT/JP2023/006037 WO2023189003A1 (ja) 2022-03-30 2023-02-20 薄膜トランジスタ及び電子機器

Publications (1)

Publication Number Publication Date
DE112023000743T5 true DE112023000743T5 (de) 2024-11-14

Family

ID=88200356

Family Applications (1)

Application Number Title Priority Date Filing Date
DE112023000743.8T Pending DE112023000743T5 (de) 2022-03-30 2023-02-20 Dünnschichttransistor und elektronische vorrichtung

Country Status (7)

Country Link
US (1) US20250006783A1 (https=)
JP (1) JPWO2023189003A1 (https=)
KR (1) KR102944064B1 (https=)
CN (1) CN118830088A (https=)
DE (1) DE112023000743T5 (https=)
TW (1) TWI876308B (https=)
WO (1) WO2023189003A1 (https=)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014099601A (ja) 2012-10-19 2014-05-29 Semiconductor Energy Lab Co Ltd 酸化物半導体膜を含む多層膜及び半導体装置の作製方法
JP2016184771A (ja) 2012-08-03 2016-10-20 株式会社半導体エネルギー研究所 半導体装置
JP2018006730A (ja) 2016-02-12 2018-01-11 株式会社半導体エネルギー研究所 半導体装置、該半導体装置を有する表示装置
JP2021108405A (ja) 2010-09-13 2021-07-29 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2021141338A (ja) 2012-09-14 2021-09-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2021153196A (ja) 2013-09-23 2021-09-30 株式会社半導体エネルギー研究所 半導体装置

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101402261B1 (ko) * 2007-09-18 2014-06-03 삼성디스플레이 주식회사 박막 트랜지스터의 제조 방법
JP5442234B2 (ja) * 2008-10-24 2014-03-12 株式会社半導体エネルギー研究所 半導体装置及び表示装置
WO2011046025A1 (en) * 2009-10-16 2011-04-21 Semiconductor Energy Laboratory Co., Ltd. Logic circuit and semiconductor device
JP5189674B2 (ja) * 2010-12-28 2013-04-24 出光興産株式会社 酸化物半導体薄膜層を有する積層構造、積層構造の製造方法、薄膜トランジスタ及び表示装置
TWI557910B (zh) * 2011-06-16 2016-11-11 半導體能源研究所股份有限公司 半導體裝置及其製造方法
WO2017017966A1 (ja) * 2015-07-30 2017-02-02 出光興産株式会社 結晶質酸化物半導体薄膜、結晶質酸化物半導体薄膜の製造方法及び薄膜トランジスタ
JP7187322B2 (ja) * 2017-02-01 2022-12-12 出光興産株式会社 結晶質酸化物半導体薄膜、積層体の製造方法、薄膜トランジスタ、薄膜トランジスタの製造方法、電子機器、車載用表示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2021108405A (ja) 2010-09-13 2021-07-29 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2016184771A (ja) 2012-08-03 2016-10-20 株式会社半導体エネルギー研究所 半導体装置
JP2021141338A (ja) 2012-09-14 2021-09-16 株式会社半導体エネルギー研究所 半導体装置の作製方法
JP2014099601A (ja) 2012-10-19 2014-05-29 Semiconductor Energy Lab Co Ltd 酸化物半導体膜を含む多層膜及び半導体装置の作製方法
JP2021153196A (ja) 2013-09-23 2021-09-30 株式会社半導体エネルギー研究所 半導体装置
JP2018006730A (ja) 2016-02-12 2018-01-11 株式会社半導体エネルギー研究所 半導体装置、該半導体装置を有する表示装置

Also Published As

Publication number Publication date
CN118830088A (zh) 2024-10-22
US20250006783A1 (en) 2025-01-02
JPWO2023189003A1 (https=) 2023-10-05
KR20240154594A (ko) 2024-10-25
KR102944064B1 (ko) 2026-03-27
TW202341499A (zh) 2023-10-16
WO2023189003A1 (ja) 2023-10-05
TWI876308B (zh) 2025-03-11

Similar Documents

Publication Publication Date Title
DE112017004841B4 (de) Halbleitervorrichtung und Verfahren zu deren Herstellung
DE3311635C2 (https=)
DE3685623T2 (de) Duennfilmtransistor und verfahren zu seiner herstellung.
DE19605669A1 (de) Aktivmatrix-Anzeigevorrichtung
DE112016004928T5 (de) Dünnschichttransistorsubstrat
DE112023002423T5 (de) Oxidhalbleiterfilm, dünfilmtransistor und elektronische vorrichtung
DE69633533T2 (de) Herstellung eines Gitters mit metallischen Abtastzeilen zur Steuerung von Halbleiter-Gitterzeilen
DE3340584C2 (https=)
DE4321590A1 (de) Dünnschicht-Transistor und Verfahren zu seiner Herstellung
DE112023002427T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE112023000743T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE4445568A1 (de) Verfahren zur Herstellung eines Dünnfilmtransistors
DE112023000783T5 (de) Oxidhalbleiterfilm, dünnschichttransistor und elektronische vorrichtung
DE112023000799T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE102023209319A1 (de) Halbleitervorrichtung
DE112024000544T5 (de) Oxidhalbleiter, laminierte struktur, dünschichttransistor und elektronische vorrichtung
DE112024000530T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE112024000552T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE102017101511B4 (de) Verfahren zur Herstellung eines Matrixsubstrats, Matrixsubstrat, Anzeigefeld und Anzeigevorrichtung
DE112023001478T5 (de) Halbleiterbauelement
DE3538065A1 (de) Fluessigkristall-anzeigeeinrichtung und verfahren zu ihrer herstellung
DE112023002495T5 (de) Laminierte struktur und dünnschichttransistor
DE112023001821T5 (de) Dünnschichttransistor und elektronische vorrichtung
DE102023208538B4 (de) Halbleitervorrichtung
DE112023004843T5 (de) Oxidhalbleiterfilm, dünnschichttransistor und elektronische vorrichtung

Legal Events

Date Code Title Description
R012 Request for examination validly filed
R079 Amendment of ipc main class

Free format text: PREVIOUS MAIN CLASS: H01L0029786000

Ipc: H10D0030670000