DE112013004281T5 - 3D TSV mounting method for mass reflow - Google Patents
3D TSV mounting method for mass reflow Download PDFInfo
- Publication number
- DE112013004281T5 DE112013004281T5 DE112013004281.9T DE112013004281T DE112013004281T5 DE 112013004281 T5 DE112013004281 T5 DE 112013004281T5 DE 112013004281 T DE112013004281 T DE 112013004281T DE 112013004281 T5 DE112013004281 T5 DE 112013004281T5
- Authority
- DE
- Germany
- Prior art keywords
- chip
- plate
- nozzle
- substrate
- picking
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 60
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 238000010438 heat treatment Methods 0.000 claims abstract description 19
- 230000003287 optical effect Effects 0.000 claims description 4
- 230000007246 mechanism Effects 0.000 claims description 3
- 238000005476 soldering Methods 0.000 claims description 2
- 239000012790 adhesive layer Substances 0.000 claims 4
- 238000004064 recycling Methods 0.000 claims 1
- 230000008569 process Effects 0.000 description 26
- 239000000463 material Substances 0.000 description 9
- 238000010992 reflux Methods 0.000 description 5
- 235000002595 Solanum tuberosum Nutrition 0.000 description 4
- 244000061456 Solanum tuberosum Species 0.000 description 4
- 238000001816 cooling Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 239000012530 fluid Substances 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 3
- 230000005484 gravity Effects 0.000 description 3
- 229910000679 solder Inorganic materials 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000005411 Van der Waals force Methods 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000007654 immersion Methods 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229920002379 silicone rubber Polymers 0.000 description 1
- 239000002689 soil Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000010792 warming Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/1354—Coating
- H01L2224/13599—Material
- H01L2224/1369—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/751—Means for controlling the bonding environment, e.g. valves, vacuum pumps
- H01L2224/75101—Chamber
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/757—Means for aligning
- H01L2224/75743—Suction holding means
- H01L2224/75745—Suction holding means in the upper part of the bonding apparatus, e.g. in the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/78272—Oven
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81009—Pre-treatment of the bump connector or the bonding area
- H01L2224/8101—Cleaning the bump connector, e.g. oxide removal step, desmearing
- H01L2224/81011—Chemical cleaning, e.g. etching, flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81909—Post-treatment of the bump connector or bonding area
- H01L2224/8191—Cleaning, e.g. oxide removal step, desmearing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
Abstract
Es ist hierin ein Verfahren offenbart, das das Aufnehmen einer Platte mit einer Düse umfasst, wobei die Platte mindestens eine Öffnung umfasst, um Luft hindurch strömen zu lassen. Das Verfahren umfasst das Aufnehmen eines Chips mit der Düse derart, dass die Platte sich zwischen der Düse und dem Chip befindet. Das Verfahren umfasst das Platzieren des Chips und der Platte auf einer Vorrichtung, einem Substrat oder einem weiteren Chip derart, dass sich die Platte auf dem Chip befindet. Das Verfahren umfasst das Erwärmen der Vorrichtung, des Substrats oder eines weiteren Chips und des Chips in einer Wärmekammer, während die Platte auf dem Chip bleibt, um den Chip dauerhaft an der Vorrichtung, dem Substrat oder einem weiteren Chip zu befestigen. Ferner ist hierin ein Montagesystem offenbart, das zum Ausführen eines Verfahrens konfiguriert ist, welches die Kombination aus der Platte und dem Chip zum Befestigen des Chips an einer Vorrichtung, einem Substrat oder eines weiteren Chips durch Erwärmen nutzt.There is disclosed herein a method comprising receiving a plate with a nozzle, the plate including at least one aperture to allow air to flow therethrough. The method includes receiving a chip with the nozzle such that the plate is between the nozzle and the chip. The method includes placing the chip and the plate on a device, a substrate, or another chip such that the plate is on the chip. The method includes heating the device, the substrate, or another chip and the chip in a heating chamber while the plate remains on the chip to permanently secure the chip to the device, the substrate, or another chip. Further, disclosed herein is a mounting system configured to perform a method utilizing the combination of the board and the chip to secure the chip to a device, substrate, or other chip by heating.
Description
Diese Offenbarung betrifft die elektronische Montage, insbesondere ein Montageverfahren eines Chips auf einem Substrat oder eines Chips auf einem anderen Chip als Teil einer 3D-Montage (3D-Silizium-Durchkontaktierung ("TSV")) für Masse-Reflow oder Reflow-Löten. This disclosure relates to electronic mounting, in particular to a method of mounting a chip on one substrate or a chip on another chip as part of a 3D (3D silicon via ("TSV")) mounting for ground reflow or reflow soldering.
Die Chips in einer Chip-auf-Chip- oder 3D-TSV-Montagegruppe können so dünn sein, dass während der Erwärmung oder eines Massenrückflusses oder eines Bondingprozesses der Chip die Tendenz besitzt, sich zusammenzurollen. Dies wird in der Industrie als "Kartoffelchip"-Effekt bezeichnet. Der "Kartoffelchip"-Effekt lässt viele schlechte Verbindungen zwischen dem Basis-Chip und dem oberen Chip zurück. Die gegenwärtige Lösung für dieses Problem besteht darin, eine spezielle Düse zu verwenden, die ein in situ-Bonding des Chips zur Zeit des Platzierens ermöglicht. Das Problem bei dieser Lösung ist, dass der Chip oft thermisch verarbeitet werden muss, bevor die Düse zurückgezogen werden kann. Um dies zu beschleunigen, muss die Düse erwärmt werden und muss auch schnell gekühlt werden können. Der gesamte Platzierungsprozess des Chips durch die Düse erfordert daher eine beträchtliche Menge an Zeit für jeden Chip, da die Düse am Platzierungsort bleiben muss, um den Chip zu erwärmen und zu kühlen, bevor sie bewegt werden kann, um ein weiteres Teil aufzunehmen. Obwohl Fortschritte erreicht worden sind, führt der obige Prozess des Erwärmens und Kühlens zu einer sehr niedrigen Platzierungsrate. Außerdem ist die Ausrüstung, die zur Ausführung dieses Prozesses erforderlich ist, wegen der erforderlichen Genauigkeit des Platzierens teuer. Daher machen die Ausrüstungskosten und Zeitkosten (mit Taktzeiten von 5 bis 60 Sekunden pro Chip) dies zu einem kostspieligen Prozessschritt bei einer TSV-Montage. Außerdem erschwert die Verwendung der lokalen Erwärmung und Kühlung an der Düsenspitze das Erreichen der geforderten Genauigkeit bei den Platzierungs- und Befestigungsschritten. The chips in a chip-on-chip or 3D TSV mounting group may be so thin that during heating or bulk reflow or bonding, the chip tends to curl up. This is referred to in the industry as a "potato chip" effect. The "potato chip" effect leaves many bad connections between the base chip and the top chip. The current solution to this problem is to use a special nozzle that allows in-situ bonding of the chip at the time of placement. The problem with this solution is that the chip often has to be thermally processed before the nozzle can be withdrawn. To speed this up, the nozzle must be heated and must be able to be cooled quickly. The entire placement process of the die through the die, therefore, requires a considerable amount of time for each die since the die must remain at the placement location to heat and cool the die before it can be moved to accommodate another die. Although progress has been achieved, the above process of heating and cooling results in a very low placement rate. In addition, the equipment required to perform this process is expensive because of the accuracy of placement required. Therefore, the equipment cost and time cost (with cycle times of 5 to 60 seconds per chip) make this a costly process step in a TSV assembly. In addition, the use of local heating and cooling at the nozzle tip makes it difficult to achieve the required accuracy in the placement and mounting steps.
Daher würden ein Chip-auf-Chip- oder 3D-TSV-Montageverfahren und eine Montagemaschine, die kompatibel zu einem Massenrückflussverfahren ist, welche viele der Probleme, die hierin oben beschrieben werden, lindert oder verhindert, großen Anklang im Fachgebiet finden. Therefore, a chip-on-chip or 3D TSV mounting method and assembly machine compatible with a bulk reflow process that mitigates or prevents many of the problems described hereinabove would find great popularity in the art.
KurzbeschreibungSummary
Gemäß einer Ausführungsform umfasst das Verfahren: Aufnehmen einer Platte mit einer Düse, wobei die Platte mindestens eine Öffnung aufweist, damit Luft durchfließen kann, Aufnehmen eines Chips mit der Düse, derart, dass die Platte zwischen der Düse und dem Chip angeordnet ist, Anordnen des Chips und der Platte auf einer Vorrichtung, einem Substrat oder einem weiteren Chip, derart, dass die Platte auf dem Chip angeordnet ist, und Erwärmen der Vorrichtung und des Chips in einer Wärmekammer, während die Platte auf dem Chip bleibt, um den Chip dauerhaft an der Vorrichtung, dem Substrat oder dem weiteren Chip zu befestigen. According to one embodiment, the method comprises: receiving a plate with a nozzle, the plate having at least one opening for allowing air to flow through, receiving a chip with the nozzle such that the plate is disposed between the nozzle and the chip, disposing the plate Chips and the plate on a device, a substrate or another chip, such that the plate is arranged on the chip, and heating the device and the chip in a heating chamber, while the plate remains on the chip, to the chip permanently the device to attach the substrate or the other chip.
Gemäß einer weiteren Ausführungsform umfasst ein Verfahren die folgenden Schritte: a) Aufnehmen einer Kombination aus Platte und Chip mit einer Düse, derart, dass die Platte zwischen dem Chip und der Düse angeordnet ist, b) Anordnen der Kombination von Platte und Chip auf einer Vorrichtung, einem Substrat oder einem weiteren Chip, c) Wiederholen der Schritte a) und b) zum Bestücken der Vorrichtung, des Substrats oder des weiteren Chips mit mehreren Kombinationen von Platte und Chip, d) Erwärmen der Vorrichtung, des Substrats oder des weiteren Chips und der mehreren Kombinationen von Platten und Chip gleichzeitig, um jeden Chip an der Vorrichtung, dem Substrat oder dem weiteren Chip zu befestigen, und e) Entfernen jeder Platte von jedem Chip.According to a further embodiment, a method comprises the following steps: a) picking up a combination of plate and chip with a nozzle, such that the plate is arranged between the chip and the nozzle, b) arranging the combination of plate and chip on a device c) repeating steps a) and b) for populating the device, the substrate or the further chip with several combinations of plate and chip, d) heating the device, the substrate or the further chip and the plurality of disk and chip combinations simultaneously to secure each chip to the device, substrate or other chip, and e) removing each disk from each chip.
Gemäß einer weiteren Ausführungsform umfasst ein Montagesystem eine Montagemaschine, ferner aufweisend: eine Düse, die konfiguriert ist, eine Kombination von Platte und Chip aufzunehmen, derart, dass die Platte zwischen der Düse und dem Chip angeordnet ist, wobei die Platte mindestens eine Öffnung aufweist, um Luft hindurch strömen zu lassen, und wobei die Platte an einer ersten Aufnahmeposition aufgenommen wird und wobei der Chip an einer zweiten Aufnahmeposition aufgenommen wird, und eine Platzierungsposition zum Anordnen der Kombination von Platte und Chip auf einer Vorrichtung, Substrat oder einem weiteren Chip durch die Düse, wobei die Düse konfiguriert ist, die Vorrichtung, einem Substrat oder einen weiteren Chip mit mehreren der Kombinationen von Platte und Chip zu bestücken, und eine Wärmekammer, die konfiguriert ist, die gesamte Vorrichtung, das gesamte Substrat oder den gesamten Chip zum Befestigen des Chips an der Vorrichtung, dem Substrat oder dem weiteren Chip zu erwärmen.According to another embodiment, a mounting system comprises an assembly machine, further comprising: a nozzle configured to receive a combination of plate and chip such that the plate is disposed between the nozzle and the chip, the plate having at least one opening, to allow air to flow therethrough, and wherein the disk is received at a first picking position and the chip is picked up at a second pickup position, and a placement position for arranging the combination of disk and chip on a device, substrate or another chip through the A nozzle, wherein the nozzle is configured to populate the device, a substrate or another chip with a plurality of the combinations of plate and chip, and a heat chamber that is configured, the entire device, the entire substrate or the entire chip for attaching the Chips on the device, the substrate or the other chip z u warm up.
Beschreibung von AusführungsbeispielenDescription of exemplary embodiments
Einige Ausführungsformen dieser Erfindung werden im Detail beschrieben, mit Verweis auf folgenden Figuren, wobei gleiche Bezeichnungen gleiche Elemente bezeichnen.Some embodiments of this invention will be described in detail, with reference to the following figures, wherein like designations denote like elements.
Eine ausführliche Beschreibung der nachfolgend beschriebenen Ausführungsformen der offenbarten Vorrichtung und des Verfahrens werden mittels erläuternder Beispiele mit Verweis auf die Figuren vorgestellt, die nicht als Beschränkung verstanden werden sollen. Mit Verweis auf die
Die Abfolge der Montagearbeiten kann Folgende sein. Zuerst wird eine Düse
Sobald die Düse
Wie in
Statt den individuellen Chip
Wie in den
In einer weiteren Ausführungsform, die in den
Es versteht sich, dass der Prozess, die hierin beschrieben ist, nach Bedarf wiederholt werden kann, um zusätzliche Schichten auf der ersten Schicht von 3D-TSV-Chip
Daher kann der TSV-Chip
In einer weiteren Ausführungsform kann eine Materialschicht an der Bodenseite der Platte
In einer weiteren Ausführungsform kann es hilfreich sein, den TSV-Chip
Das oben beschriebene System und das Verfahren zum Befestigen eines Chips an einer Vorrichtung kann auch zum Befestigen eines Chips an einem Substrat oder einem weiteren Chip verwendet werden.The above-described system and method of attaching a chip to a device may also be used to attach a chip to a substrate or other chip.
Elemente der Ausführungsformen sind mit dem Artikel "ein" vorgestellt worden. Der Artikel soll bedeuten, dass es ein oder mehrere der Elemente gibt. Die Begriffe "umfassen" oder "haben" und ihre Ableitungen sollen derart inklusiv sein, dass es zusätzliche Elemente geben kann, die nicht die aufgelisteten Elemente sind. Die Konjunktion "oder" soll bei Verwendung mit einer Liste von mindestens zwei Begriffen jeden Begriff oder jede Kombination von Begriffen umfassen. Die Begriffe "erster" und "zweiter" werden zum Unterscheiden von Elementen verwendet und werden nicht zum Bezeichnen einer besonderen Reihenfolge verwendet.Elements of the embodiments have been presented with the article "a." The article should mean that there are one or more of the elements. The terms "comprise" or "have" and their derivatives are intended to be inclusive so that there may be additional elements that are not the listed elements. The conjunction "or", when used with a list of at least two terms, is intended to encompass each term or combination of terms. The terms "first" and "second" are used to distinguish elements and are not used to denote a particular order.
Obwohl die Erfindung im Detail in Verbindung mit lediglich einer beschränkten Zahl von Ausführungsformen beschrieben wurde, versteht es sich ohne weiteres, dass die Erfindung nicht auf solche offenbarten Ausführungsformen beschränkt ist. Vielmehr kann die Erfindung so modifiziert werden, dass sie eine beliebige Zahl von Variationen, Änderungen, Substitutionen oder äquivalenten Anordnungen enthält, die hier bisher nicht beschrieben wurden, die aber im Einklang mit dem Geist und dem Geltungsbereich der Erfindung stehen. Obwohl verschiedene Ausführungsformen der Erfindung beschrieben worden sind, versteht es sich auch, dass Erscheinungsformen der Erfindung nur einige der beschriebenen Ausführungsformen umfassen können. Dementsprechend darf die Erfindung nicht als durch die vorhergehende Beschreibung beschränkt angesehen werden, sondern dass sie nur durch den Geltungsbereich der angehängten Ansprüche beschränkt ist.Although the invention has been described in detail in connection with only a limited number of embodiments, it will be readily understood that the invention is not limited to such disclosed embodiments. Rather, the invention may be modified to include any number of variations, changes, substitutions or equivalent arrangements not heretofore described, but consistent with the spirit and scope of the invention. Although various embodiments of the invention have been described, it should also be understood that aspects of the invention may only comprise some of the described embodiments. Accordingly, the invention should not be construed as being limited by the foregoing description, but it should be limited only by the scope of the appended claims.
Claims (20)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261695092P | 2012-08-30 | 2012-08-30 | |
US61/695,092 | 2012-08-30 | ||
PCT/US2013/057289 WO2014036257A1 (en) | 2012-08-30 | 2013-08-29 | 3d tsv assembly method for mass reflow |
Publications (1)
Publication Number | Publication Date |
---|---|
DE112013004281T5 true DE112013004281T5 (en) | 2015-05-28 |
Family
ID=50184362
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE112013004281.9T Pending DE112013004281T5 (en) | 2012-08-30 | 2013-08-29 | 3D TSV mounting method for mass reflow |
Country Status (4)
Country | Link |
---|---|
KR (1) | KR102101052B1 (en) |
DE (1) | DE112013004281T5 (en) |
SG (1) | SG11201500364TA (en) |
WO (1) | WO2014036257A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10052705B2 (en) | 2012-08-30 | 2018-08-21 | Universal Instruments Corporation | 3D TSV assembly method for mass reflow |
US11363725B2 (en) | 2017-11-02 | 2022-06-14 | Universal Instruments Corporation | Fixture to hold part before and after reflow, and method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11260859A (en) * | 1998-03-10 | 1999-09-24 | Fujitsu Ltd | Method for mounting semiconductor element |
US6213376B1 (en) * | 1998-06-17 | 2001-04-10 | International Business Machines Corp. | Stacked chip process carrier |
US20050045914A1 (en) * | 2003-07-09 | 2005-03-03 | Newport Corporation | Flip chip device assembly machine |
US7093704B2 (en) * | 2004-08-17 | 2006-08-22 | Micron Technology, Inc. | Printed circuit board support |
JP2007287779A (en) * | 2006-04-13 | 2007-11-01 | Matsushita Electric Ind Co Ltd | System and method for mounting electronic component, and mounted state inspection apparatus |
US8334170B2 (en) * | 2008-06-27 | 2012-12-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for stacking devices |
KR20100134492A (en) * | 2009-06-15 | 2010-12-23 | 스미토모 베이클리트 컴퍼니 리미티드 | Temporary fixative for semiconductor wafer and method of producing semiconductor device using same |
US8313982B2 (en) * | 2010-09-20 | 2012-11-20 | Texas Instruments Incorporated | Stacked die assemblies including TSV die |
-
2013
- 2013-08-29 SG SG11201500364TA patent/SG11201500364TA/en unknown
- 2013-08-29 KR KR1020157007671A patent/KR102101052B1/en active IP Right Grant
- 2013-08-29 DE DE112013004281.9T patent/DE112013004281T5/en active Pending
- 2013-08-29 WO PCT/US2013/057289 patent/WO2014036257A1/en active Application Filing
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10052705B2 (en) | 2012-08-30 | 2018-08-21 | Universal Instruments Corporation | 3D TSV assembly method for mass reflow |
US11363725B2 (en) | 2017-11-02 | 2022-06-14 | Universal Instruments Corporation | Fixture to hold part before and after reflow, and method |
Also Published As
Publication number | Publication date |
---|---|
SG11201500364TA (en) | 2015-04-29 |
KR20150046294A (en) | 2015-04-29 |
WO2014036257A1 (en) | 2014-03-06 |
KR102101052B1 (en) | 2020-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60038265T2 (en) | Separation process of a gate and separation device | |
DE602005001602T2 (en) | FITTING DEVICE FOR ELECTRONIC COMPONENTS AND METHOD FOR FITTING ELECTRONIC COMPONENTS | |
DE102004029094B4 (en) | Method for producing a semiconductor chip | |
DE102006042026B4 (en) | Device for holding a substrate and method for treating a substrate | |
DE102009004168B4 (en) | Layered component manufacturing process | |
DE102006035031A1 (en) | Method for processing a semiconductor wafer | |
DE102005029136B4 (en) | Method and device for mounting semiconductor chips | |
DE102012110604B4 (en) | Facility for the assembly of semiconductor chips | |
DE2241905A1 (en) | PROCESS FOR THE MACHINE EQUIPMENT OF A PERFORATED CARRIER PLATE WITH T-SHAPED CONTACT PINS AND CONNECTING THE CONTACT PINS TO A SUBSTRATE | |
DE102016221544A1 (en) | WAFER PROCESSING PROCEDURES | |
CH715039A2 (en) | Method for calibrating a component mounting device. | |
DE112013004281T5 (en) | 3D TSV mounting method for mass reflow | |
DE102018205548A1 (en) | DIVISIONAL PROCEDURE FOR ONE WORKPIECE | |
DE102015117074A1 (en) | METHOD FOR PRODUCING A SUBSTRATE | |
DE102010040221A1 (en) | Grinding device for grinding e.g. silicon wafer, for producing e.g. mobile phone, has pressure pins equally spaced from each other in circumferential direction of pressure section, so that pressure pins surround holding portion | |
EP0605679B1 (en) | Method and device for stacking substrates which are to be joined by bonding | |
DE60210910T2 (en) | A method of processing a semiconductor wafer in which a laminated substrate is used as a support for this wafer | |
DE10017742A1 (en) | Device for handling components | |
DE102019214897A1 (en) | DIAMOND SUBSTRATE PRODUCTION PROCESS | |
DE202016100186U1 (en) | substrate holder | |
AT516417B1 (en) | Limitation for placing electronic components on a surface | |
DE102021206403A1 (en) | Process and system for manufacturing microstructured components | |
DE102020210750A1 (en) | METHOD OF REMOVING A CARRIER PLATE | |
AT414077B (en) | METHOD AND DEVICE FOR POSITION CHANGE OF ELECTRONIC COMPONENTS | |
DE202017002152U1 (en) | Holding device for precision parts |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
R012 | Request for examination validly filed | ||
R079 | Amendment of ipc main class |
Free format text: PREVIOUS MAIN CLASS: H01L0029060000 Ipc: H01L0021670000 |
|
R016 | Response to examination communication |