CN2650232Y - Information encryption type storage unit - Google Patents
Information encryption type storage unit Download PDFInfo
- Publication number
- CN2650232Y CN2650232Y CN 03252352 CN03252352U CN2650232Y CN 2650232 Y CN2650232 Y CN 2650232Y CN 03252352 CN03252352 CN 03252352 CN 03252352 U CN03252352 U CN 03252352U CN 2650232 Y CN2650232 Y CN 2650232Y
- Authority
- CN
- China
- Prior art keywords
- serial ports
- cpu
- signal
- serial
- signal receiving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model relates to a function unit for calculation control, in particular to a CPU with a serial interface expansion device, which comprises a CPU serial interface device, and is characterized in that: the utility model also comprises a serial interface expansion device electrically connected with the serial interface device; the serial interface expansion device comprises a signal receiving device, a reference device, a gate device and a drive transmission device; wherein, the signal receiving device and the reference device are respectively connected with two signal input ends of the gate device, the signal output end of the gate device is electrically connected with the drive transmitting device. The utility model has the advantages that: the CPU can expand a plurality of serial interfaces to connect with much more externally connected application equipments through such an expansion serial interface and gate data transmission mode, thereby fully utilizing the capacity of CPU; when a plurality of serial interfaces are required for connecting with the external application equipment, only one CPU can meet with the supporting purpose, thereby greatly reducing the space for circuit wiring, and reducing the cost of circuit, so the utility model has high economic and technical benefits.
Description
Technical field
The utility model relates to a kind of functional unit of calculation control, particularly a kind of CPU with serial ports expansion device.
Background technology
CPU of the prior art is meant a central processing module, or central processing unit, it only has 1～2 serial port device usually, and so-called serial port device is meant a kind of passage of data input and output, this passage can only allow the byte of digital signal pass through i.e. serial transmission mode one by one under the effect of CPU.The application of the serial port device of CPU is very widely, but a CPU can only provide 1～2 serial ports, and the effect of CPU has been reduced greatly, thereby when causing needs to use many serial ports, also need a plurality of CPU to support, increased the wiring space, increased circuit cost simultaneously.In fact the function of CPU is enough to support a plurality of serial ports to use, but because the restriction of himself spatial volume causes it that 1～2 serial ports also can only be provided.
Invention constitutes
The purpose of this utility model is to overcome weak point of the prior art and a kind of a plurality of serial ports of supporting is provided, and the CPU with serial ports expansion device that CPU can be made full use of.
The purpose of this utility model realizes by following approach:
CPU with serial ports expansion device, include the serial port device of CPU, its structural feature is, also include the serial ports expansion device, it is electrically connected with serial port device, and the serial ports expansion device includes signal receiving device, standard apparatus, strobe unit and driving dispensing device, and wherein signal receiving device is connected with two signal input parts of strobe unit respectively with standard apparatus, and the signal output part of strobe unit then is electrically connected with the driving dispensing device.
The serial ports expansion device can be connected with a plurality of external application apparatuss by data bus, and each external application apparatus all has the distribution address, when CPU will carry out the data transmission with one of them external application apparatus, CPU will send this external application apparatus address signal and will with this external application apparatus data signals transmitted to the serial ports expansion device, after the serial ports expansion device receives corresponding address signal and data-signal, the reference value of the standard apparatus of address signal and serial ports expansion device is compared, after confirming this address, open and being connected of this external application apparatus by strobe unit, and corresponding data-signal is sent into this external application apparatus by driving dispensing device.
By the such expansion serial ports and the data transfer mode of gating, make CPU can expand a plurality of serial ports to connect more external application apparatus, thereby made full use of CPU, like this when a plurality of serial ports of needs connect external application apparatus, only need a CPU to support just passable, reduce the wiring space of circuit greatly, and reduced the cost of circuit, had outstanding economic benefit and technique effect.
The utility model can further be specially:
The serial ports expansion device comprises serial ports output expansion device and serial ports input expanding unit, and the two has included corresponding signal receiving device, standard apparatus, strobe unit and driving dispensing device.
Because the data transfer mode of serial ports is a kind of serial transmission mode, and external application apparatus has increased,, otherwise will cause data rate too slow and can not meet the demands so its input and output need separate.
The working method of this serial ports output expansion device is: when CPU will carry out the data transmission with one of them external application apparatus, CPU will send this external application apparatus address signal and will with this external application apparatus data signals transmitted to the serial ports expansion device, after the signal receiving device of serial ports expansion device receives the corresponding address signal and data-signal that the CPU serial port device sends over, the reference value of the standard apparatus of address signal and serial ports expansion device is compared, after confirming this address, open and being connected of this external application apparatus by strobe unit, and corresponding data-signal is sent into this external application apparatus by driving dispensing device.In the serial ports output expansion device, the signal receiving end of signal receiving device is to be connected with the serial port device of CPU, and the signal sending end of driving dispensing device is connected with external application apparatus.
This serial ports input expanding unit then is opposite, and the signal receiving end of signal receiving device is connected with external application apparatus, and the signal sending end of driving dispensing device is to be connected with the serial port device of CPU.Its working method is: when an external application apparatus need carry out data transmission with CPU, its will this external application apparatus address signal and data-signal send to serial ports input expanding unit, and after the signal receiving device of serial ports input expanding unit receives above-mentioned two signals, with the benchmark of address signal by strobe unit relatively after, address signal and data-signal are sent in the CPU serial port device in the lump, carry out Address Recognition and data processing by the CPU serial port device.
Serial ports expansion input media and serial ports expansion output unit have also included a data buffering memory storage, and it is connected with the signal output part of signal receiving device.
This data buffering memory storage is the data-signal that is used for storing transmission course, because serial ports quantity is many, then data quantity transmitted is also big, so the data-signal that has little time to handle can be carried out buffer memory.
Serial port device can also include serial ports output unit and serial ports input media like this, wherein the serial ports output unit is that correspondence is electrically connected with the signal receiving device of serial ports expansion output unit, and the serial ports input media then is that correspondence is electrically connected with the signal receiving device of serial ports expansion input media.
Equally, in order to guarantee the increase of volume of transmitted data, and do not influence under the situation of data rate, serial port device also is that input and output are separately carried out.
Serial port device also includes a signal processing apparatus, this signal processing apparatus includes control comparison means, control standard apparatus and driving control device, wherein, the input end of control standard apparatus and serial ports input media is connected with the input end of control comparison means respectively, and the output terminal of control comparison means then is connected with driving control device.
Receive the address signal and data-signal of serial ports expansion input media when serial port device after, will compare and confirm by the control comparison means this address signal, and then send into corresponding processing means by driving control device and handle.For example: the address of a certain external application apparatus is 101, after its address signal and data-signal enter serial port device by the serial ports expansion input media, the control comparison means will confirm whether address signal is 101, whether effective, after the affirmation, its data-signal is sent into the pairing handling procedure in CPU of this external application apparatus handle.
The utility model can also further be specially:
The serial ports expansion output unit is that model is 4051 control chip, and its 9th, 10,11,3 pin is a signal receiving device, and is connected with the serial ports output unit of CPU.
And CPU comprises that model is the process chip of W78E516B, and its 11st, 12,13,14 pin is the serial ports output unit, and is electrically connected with 4051 the 9th, 10,11,3 pin respectively.
Wherein the 11st pin of W78E516B is a data transmission line, and the 12nd, 13,14 pin are address signal transmission transmission line; Corresponding 4051 the 9th pin be the Data Receiving line of this serial ports expansion output unit, and the 10th, 11,3 pin are address signal reception line.
The serial ports expansion input media is that model is 4051 control chip, and its 9th, 10,11,3 pin is the driving dispensing device, and is connected with the serial ports input media of CPU.
And CPU comprises that model is the process chip of W78E516B, and its 10th, 12,13,14 pin is the serial ports output unit, and is electrically connected with 4051 the 9th, 10,11,3 pin respectively.
Wherein the 10th pin of W78E516B is the Data Receiving line, and the 12nd, 13,14 pin are address signal reception transmission line; Corresponding 4051 the 9th pin be the data transmission line of this serial ports expansion input media, and the 10th, 11,3 pin are address signal transmission line.
More than 4051 be connected by data bus with W78E516B, in order to expand more serial ports, more serial ports expansion devices to input and output can be installed be connected with this data bus.
In sum, advantage of the present utility model is, CPU distributes a plurality of serial ports by having utilized the serial ports expansion device, and carry out data transmission and processing by this serial ports expansion device, thereby make CPU have more serial communication, can control a plurality of application apparatuss that need serial ports easily, improve the utilization rate of CPU, reduce the financial cost of many serial port circuits.
Description of drawings
Figure 1 shows that the circuit frame synoptic diagram of most preferred embodiment described in the utility model;
Figure 2 shows that the physical circuit framework synoptic diagram of most preferred embodiment described in the utility model;
Figure 3 shows that the circuit diagram of most preferred embodiment described in the utility model.
Below we are described further the utility model in conjunction with the embodiments.
Specific embodiment
Most preferred embodiment:
Referring to accompanying drawing 1, CPU with serial ports expansion device, include serial port device and the serial ports expansion device of CPU, and the serial ports expansion device also includes signal receiving device, standard apparatus, strobe unit and driving dispensing device, wherein signal receiving device is connected with two signal input parts of strobe unit respectively with standard apparatus, and the signal output part of strobe unit then is electrically connected with the driving dispensing device.The signal input part of two signal receiving ends of signal receiving device is connected with the signal output part of serial port device and external application apparatus respectively, and the signal sending end of driving dispensing device is connected with the signal input part of serial port device and external application apparatus respectively.
When CPU need outwards scoop out with equipment transmission information, will signal be sent into signal receiving device through serial port device, carry out signal identification by strobe unit again, by driving dispensing device corresponding data-signal is sent to external application apparatus at last.Otherwise, when external application apparatus will send information to CPU, signal is sent into signal receiving device, carry out signal identification by strobe unit again, by driving dispensing device corresponding data-signal is sent it back CPU through serial port device at last.Here, strobe unit carries out the timesharing communication to each road signal, and after need discerning each road signal, gating is opened corresponding transmission and connected.
Referring to accompanying drawing 2, this is concrete circuit frame synoptic diagram, serial port device includes serial ports output unit, serial ports input media and signal processing apparatus, wherein signal processing apparatus includes control comparison means, control standard apparatus and driving control device, wherein, the input end of control standard apparatus and serial ports input media is connected with the input end of control comparison means respectively, and the output terminal of control comparison means then is connected with driving control device.Receive the address signal and data-signal of serial ports expansion input media when serial port device after, will compare and confirm by the control comparison means this address signal, and then send into corresponding processing means by driving control device and handle.
The serial ports expansion device then includes serial ports expansion output unit and serial ports expansion input media, and the two has included signal receiving device, standard apparatus, strobe unit and driving dispensing device, and connected mode as mentioned above between it.In the serial ports expansion input media, the signal receiving end of signal receiving device is connected with external application apparatus, and the signal sending end of driving dispensing device is to be connected with the serial port device of CPU; And in the serial ports output expansion device, the signal receiving end of signal receiving device is to be connected with the serial port device of CPU, and the signal sending end of driving dispensing device is connected with external application apparatus.Having 6 external application apparatuss is connected with the signal receiving device of serial ports expansion input media and the driving dispensing device of serial ports expansion output unit by the transmission of data bus.
Referring to accompanying drawing 3, the serial ports expansion output unit is that model is 4051 control chip, and its 9th, 10,11,3 pin is a signal receiving device, and is connected with the serial ports output unit of CPU.The serial ports expansion input media is that model is 4051 control chip, and its 9th, 10,11,3 pin is the driving dispensing device, and is connected with the serial ports input media of CPU.
And CPU comprises that model is the process chip of W78E516B, and its 11st, 12,13,14 pin is the serial ports output unit, and is electrically connected with 405 1 the 9th, 10,11,3 pin of serial ports expansion output unit respectively.Its 10th, 12,13,14 pin is the serial ports output unit, and is electrically connected with 4051 the 9th, 10,11,3 pin of serial ports expansion input media respectively.
Wherein the 11st pin of W78E516B is a data transmission line, and the 12nd, 13,14 pin are address signal transmission transmission line; Corresponding 4051 the 9th pin be the Data Receiving line of this serial ports expansion output unit, and the 10th, 11,3 pin are address signal reception line.And the 10th pin of W78E516B is the Data Receiving line, and the 12nd, 13,14 pin are address signal reception transmission line; Corresponding 4051 the 9th pin be the data transmission line of this serial ports expansion input media, and the 10th, 11,3 pin are address signal transmission line.The 12nd, 13,14 pin of above-mentioned W78E516B are public address signal transmission line, and it can provide from the transmission of eight digital address signals such as 001～111 grade.
In addition, 4051 data line is to be connected with 6 external application apparatuss in the communications protocol mode of RS232 by a data bus, that is to say serial port device with the transmission of external application apparatus in, need be the RS232 signal with conversion of signals, offer external application apparatus then.
It is same as the prior art that the utility model is not stated part.
Claims (10)
1, the CPU that has the serial ports expansion device, include the serial port device of CPU, its structural feature is, also include the serial ports expansion device, it is electrically connected with serial port device, and the serial ports expansion device also includes signal receiving device, standard apparatus, strobe unit and driving dispensing device, and wherein signal receiving device is connected with two signal input parts of strobe unit respectively with standard apparatus, and the signal output part of strobe unit then is electrically connected with the driving dispensing device.
2, the CPU with serial ports expansion device according to claim 1, it is characterized in that, the serial ports expansion device comprises serial ports output expansion device and serial ports input expanding unit, and the two has included corresponding signal receiving device, standard apparatus, strobe unit and driving dispensing device.
3, the CPU with serial ports expansion device according to claim 2, it is characterized in that, in the serial ports output expansion device, the signal receiving end of signal receiving device is connected with the serial port device of CPU, and the signal sending end of driving dispensing device is connected with external application apparatus.
4, the CPU with serial ports expansion device according to claim 2, it is characterized in that, in serial ports input expanding unit, the signal receiving end of signal receiving device is connected with external application apparatus, and the signal sending end of driving dispensing device is connected with the serial port device of CPU.
5, the CPU with serial ports expansion device according to claim 1 is characterized in that, serial ports expansion input media and serial ports expansion output unit have also included a data buffering memory storage, and it is connected with the signal output part of signal receiving device.
6, the CPU with serial ports expansion device according to claim 1, it is characterized in that, serial port device can also include serial ports output unit and serial ports input media, wherein the serial ports output unit is that correspondence is electrically connected with the signal receiving device of serial ports expansion output unit, and the serial ports input media then is that correspondence is electrically connected with the signal receiving device of serial ports expansion input media.
7, the CPU with serial ports expansion device according to claim 6, it is characterized in that, serial port device also includes a signal processing apparatus, this signal processing apparatus includes control comparison means, control standard apparatus and driving control device, wherein, the input end of control standard apparatus and serial ports input media is connected with the input end of control comparison means respectively, and the output terminal of control comparison means then is connected with driving control device.
8, the CPU with serial ports expansion device according to claim 2 is characterized in that, the serial ports expansion output unit is that model is 4051 control chip, and its 9th, 10,11,3 pin is a signal receiving device, and is connected with the serial ports output unit of CPU.
9, the CPU with serial ports expansion device according to claim 2 is characterized in that, the serial ports expansion input media is that model is 4051 control chip, and its 9th, 10,11,3 pin is the driving dispensing device, and is connected with the serial ports input media of CPU.
10, the CPU with serial ports expansion device according to claim 8, it is characterized in that, CPU comprises that model is the process chip of W78E516B, its the 11st, 12,13,14 pin is the serial ports output unit, and be electrically connected with 4051 the 9th, 10,11,3 pin of serial ports expansion output unit respectively, its the 10th, 12,13,14 pin is the serial ports output unit, and is electrically connected with 4051 the 9th, 10,11,3 pin of serial ports expansion input media respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03252352 CN2650232Y (en) | 2003-09-30 | 2003-09-30 | Information encryption type storage unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 03252352 CN2650232Y (en) | 2003-09-30 | 2003-09-30 | Information encryption type storage unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2650232Y true CN2650232Y (en) | 2004-10-20 |
Family
ID=34327989
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 03252352 Expired - Fee Related CN2650232Y (en) | 2003-09-30 | 2003-09-30 | Information encryption type storage unit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN2650232Y (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100422953C (en) * | 2005-12-30 | 2008-10-01 | 北京中电华大电子设计有限责任公司 | On-line debugging method for SoC system using HDL to expand serial port |
| CN110262993A (en) * | 2019-06-11 | 2019-09-20 | 浙江华创视讯科技有限公司 | Input the read method and circuit, storage medium, electronic device of information |
-
2003
- 2003-09-30 CN CN 03252352 patent/CN2650232Y/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100422953C (en) * | 2005-12-30 | 2008-10-01 | 北京中电华大电子设计有限责任公司 | On-line debugging method for SoC system using HDL to expand serial port |
| CN110262993A (en) * | 2019-06-11 | 2019-09-20 | 浙江华创视讯科技有限公司 | Input the read method and circuit, storage medium, electronic device of information |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1206504C (en) | Refrigerator and its operation method | |
| CN100517284C (en) | Method and device for external controlling DMA controller | |
| CN1315066C (en) | Buffer network for conrrecting fluctrautions in parallel/serial interface | |
| CN1823329A (en) | Packet combining on PCI express | |
| WO2004010311A3 (en) | Method and apparatus for zero-copy receive buffer management | |
| CN1390417A (en) | Reduced hardware network adapter and communication method | |
| CN1842159A (en) | Data transmission system, and its transmission side apparatus and reception side apparatus | |
| CN2650232Y (en) | Information encryption type storage unit | |
| CN101122894A (en) | Asynchronous serial communication control device | |
| CN1992709A (en) | Method for processing AT command between terminal device and terminal adapter | |
| CN106445869A (en) | FPGA (field programmable gate array) and PCIe (peripheral component interface express) based high-speed data exchange architecture | |
| US20230035810A1 (en) | Method for data processing of frame receiving of an interconnection protocol and storage device | |
| CN2807612Y (en) | ADPCM digital code converter | |
| CN1744068A (en) | Frame structure suitable for serial peripheral equipment interface bus high-level protocol | |
| CN100351826C (en) | Method for deciding bit allocation ofbridge chip | |
| CN1252964C (en) | Frame management method and its exchanger and network structure | |
| CN1619517A (en) | Multichannel internal integrated circuit | |
| CN1265300C (en) | Method for realizing control plane in compact periphery interconnect bus system | |
| CN101594719A (en) | Offline control device | |
| CN206100283U (en) | Multichannel high definition recorded broadcast system | |
| CN1741657A (en) | Mobile communication terminal with internal memory card earphone and application method thereof | |
| CN1719945A (en) | Circuit for implementing TDM exchange on frame structure and its exchange method | |
| CN204189162U (en) | A kind of DFTI bus coding-decoding circuit | |
| CN202205196U (en) | Serial apparatus general communication bus system | |
| CN209710123U (en) | The data transmission system of high-speed transfer FOTA firmware updating packet |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20041020 Termination date: 20110930 |