CN1719945A - Circuit for implementing TDM exchange on frame structure and its exchange method - Google Patents

Circuit for implementing TDM exchange on frame structure and its exchange method Download PDF

Info

Publication number
CN1719945A
CN1719945A CN 200410062346 CN200410062346A CN1719945A CN 1719945 A CN1719945 A CN 1719945A CN 200410062346 CN200410062346 CN 200410062346 CN 200410062346 A CN200410062346 A CN 200410062346A CN 1719945 A CN1719945 A CN 1719945A
Authority
CN
China
Prior art keywords
frame
module
top frame
memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200410062346
Other languages
Chinese (zh)
Other versions
CN100563378C (en
Inventor
涂君
李振亚
项能武
谢寿波
张耀文
雷春
潘剑锋
柳精伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huawei Technologies Co Ltd
Original Assignee
Huawei Technologies Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huawei Technologies Co Ltd filed Critical Huawei Technologies Co Ltd
Priority to CNB2004100623460A priority Critical patent/CN100563378C/en
Publication of CN1719945A publication Critical patent/CN1719945A/en
Application granted granted Critical
Publication of CN100563378C publication Critical patent/CN100563378C/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

This invention provides a circuit for realizing TDM switch on a frame structure including a frame-receiving module, a frame-dismantle module, a data storage, a list exchange storage and frame-dismantle module writes the net charge of the top frame received by the frame-receiving module in a corresponding address block in the data storage, the list-exchange storage stores addresses of being assembled and sent TOP frame net charge fields in the data storage, the sending and searching list storage stores the frame head information of the being assembled sent TOP frames, the framing module reads out the data storage address from the addresses in the list-exchange storage and reads out data from the data storage and assembles them to TOP frame net charges and fetches the corresponding frame head information from the search-list storage to organize them to POP frames to be sent out by the sending module.

Description

On frame structure, realize the circuit and the switching method thereof of time division multiplexing exchange
Technical field
The present invention relates to the switching technology field, be meant a kind of circuit and switching method thereof that on the TOP frame structure, realizes the time division multiplexing exchange especially.
Background technology
Along with the transmission speed of high-speed differential signal is more and more higher, in communication system, the high-speed high capacity backboard adopts point-to-point high speed serialization line design mostly, and has abandoned parallel bus in the past, and the data format that backboard transmission is simultaneously adopted also adopts frame format mostly.But in the communication system of reality, the Time Division Multiplexing technology is used widely, therefore, these tdm data encapsulation framing need be transmitted, to adapt to the high speed serial transmission mode based on the frame transmission.
TOP (TDM over Packet) frame is a kind of frame that encapsulates tdm data, and the general design that exchanges for the frame that is packaged with tdm data is: carry out the TDM exchange after the TOP frame is converted to tdm data.Fig. 1 shows the TOP frame switching system schematic diagram according to described general design design, the TOP frame of input converts the TDM signal to through TDM and TOP frame structure conversion logic, this TDM signal is input to TDM exchange device and carries out the TDM exchange, the TDM signal of TDM exchange device output converts the output of TOP frame to by TDM and TOP frame structure conversion logic device once more, has finished the exchange to the packaged tdm data of TOP frame.
This design needs TDM and TOP frame structure conversion logic device and two essential elements of TDM exchange device, makes the cost of scheme than higher; And comprise from being input to the time delay that output finishes exchange: time delay, the time delay of TDM exchange process, the TDM that the TOP frame is converted to TDM is converted to the time delay of TOP frame, and its time delay is bigger.
Summary of the invention
In view of this, main purpose of the present invention is to provide a kind of circuit of finishing the TDM exchange on frame structure, and to realize that switching delay is little, cost is low.
Another purpose of the present invention has provided a kind of method of finishing the TDM exchange on frame structure, so that switching delay is little.
A kind of circuit of realizing the time division multiplexing tdm exchange on frame structure of the present invention comprises: the frame receiver module, tear frame module, data storage, framing module open, send lookup table memories, swap table memory, frame sending module; Wherein,
The frame receiver module is used for receiving the TOP frame from the external frame interface, and sends to and tear frame module open; Wherein the TOP frame is the frame that is packaged with tdm data;
Tear each segmentation Seg that frame module is used for the frame payload of the TOP frame that will receive open, write successively in the frame identification Packet ID corresponding address piece of this TOP frame in the entry data memory;
The swap table memory is used for storing the address information of each segmentation Seg of frame payload of transmission TOP frame at data storage, and address and the PacketID of this information in the swap table memory is corresponding relation;
Send the frame head information that lookup table memories is used to store the TOP frame that will assemble transmission, address and the PacketID of this information in sending lookup table memories is corresponding relation;
The framing module is used for according to the Packet ID that will assemble the TOP frame of transmission, read the swap table storage address of this TOP frame correspondence, according to data memory addresses sense data from the data storage appropriate address of swap table memory stores, be assembled into the frame payload of TOP frame; And read the frame head information that sends in the lookup table memories according to described Packet ID, the frame payload of same Packet ID correspondence and frame head information sets thereof are built up the TOP frame send to the frame sending module;
The TOP frame that the frame sending module is used for that the framing module is sended over sends to outside frame interface.
Wherein, this circuit further comprises: receive lookup table memories, comprise TOP frame head information, be used for calling the frame head of the TOP frame that receives being tested by tearing frame module open.
Wherein, at data storage with tear open between frame module, the framing module and further comprise: memory management module, it is adaptive with the sequential of tearing frame module, framing module open to be used to finish data storage, and tears frame module and the usufructuary arbitration of framing module request for data memory open.
Wherein, described frame head information further comprises: the frame head information that is used to encapsulate certain frame structure of TOP frame.Described certain frame can be ether Ethernet frame, and the frame head information that is used to encapsulate the Ether frame structure of TOP frame accordingly comprises mac address information.
Wherein, receiving lookup table memories, transmission lookup table memories, data storage and swap table memory is physically realized by a memory.
Another kind of the present invention is realized the circuit of TDM exchange on frame structure, comprising: the frame receiver module, tear frame module, data storage, framing module open, send lookup table memories, swap table memory, frame sending module; Wherein,
The frame receiver module is used for receiving the TOP frame from the external frame interface, and sends to and tear frame module open;
The swap table memory is used for storing the address information of each segmentation Seg of frame payload of transmission TOP frame at data storage, and address and the PacketID of this information in the swap table memory is corresponding relation; Tear frame module open and be used for Packet ID according to the TOP frame that is received, read the swap table storage address of this TOP frame correspondence, according to the data memory addresses of swap table memory stores, in each the Seg sequential write entry data memory appropriate address with the frame payload of the TOP frame that receives;
Send the frame head information that lookup table memories is used to store the TOP frame that will assemble transmission, address and the PacketID of this information in sending lookup table memories is corresponding relation;
The framing module is used for from data storage, will assemble sense data in the data memory addresses piece of Packet ID correspondence of TOP frame of transmission, is assembled into the frame payload of TOP frame; And read the frame head information that sends in the lookup table memories according to described Packet ID, set up into the TOP frame and send to the frame sending module;
The TOP frame that the frame sending module is used for that the framing module is sended over sends to outside frame interface.
Wherein, this circuit further comprises: receive lookup table memories, it is storing frame head information, is used for calling the frame head of the TOP frame that receives being tested by tearing frame module open.
Wherein, at data storage with tear open between frame module, the framing module and further comprise: memory management module, it is adaptive with the sequential of tearing frame module, framing module open to be used to finish data storage, and tears frame module and the usufructuary arbitration of framing module request for data memory open.
Wherein, described frame head information further comprises: the frame head information that is used to encapsulate certain frame structure of TOP frame.Described certain frame can be ether Ethernet frame, and the frame head information that is used to encapsulate the Ether frame structure of TOP frame accordingly comprises mac address information.
Wherein, receiving lookup table memories, transmission lookup table memories, data storage and swap table memory is physically realized by a memory.
A kind of method that on frame structure, realizes the TDM exchange of the present invention, it is characterized in that, store each segmentation Seg order of frame payload of the TOP frame that sends with swap table, exchange process may further comprise the steps: after receiving the TOP frame, each segmentation Seg order of the frame payload of the TOP frame that receives is stored respectively; Then, read needed Seg data in proper order, be assembled into the frame payload of TOP frame according to each segmentation Seg of frame payload by the TOP frame that sends in the swap table; And add frame head information, set up into the TOP frame and send.
Another kind of the present invention is realized the method for TDM exchange on frame structure, it is characterized in that, store order after each segmentation Seg exchange with swap table, exchange process may further comprise the steps: after receiving the TOP frame, each segmentation Seg of the frame payload of the TOP frame that receives is stored respectively according to the order of swap table storage; Then, read the data of being stored successively, be assembled into the frame payload of TOP frame; And add frame head information, set up into the TOP frame and send.
As seen from the above, the circuit of on the TOP frame structure, finishing the TDM exchange provided by the invention, do not carry out the TDM exchange after not needing the TOP frame to be converted to the TDM form, therefore do not need the entire circuit of TOP to the TDM conversion, and abandoned TDM exchange device, therefore compare with the described design of background technology, its cost is lower.On the other hand, the method for finishing the TDM exchange on frame structure of the present invention is not owing to need to be converted to tdm data in the process of exchange, do not need the TDM exchange process, therefore do not need the process of former TOP frame, compare, reduced time-delay with the design that background technology provides to the TDM conversion.
Description of drawings
Fig. 1 is the TOP frame switching system schematic diagram under the prior art.
Fig. 2 is the TOP frame structure of the encapsulation tdm data of definition.
Fig. 3 is a transmission switching system schematic diagram of realizing the TDM exchange at the TOP frame.
Fig. 4 realizes the circuit theory diagrams of TDM exchange at the TOP frame for the present invention.
Fig. 5 is the schematic diagram of data storage and the shared physical storage of swap table memory.
Fig. 6 is a flow chart of realizing the TDM exchange at the TOP frame.
Fig. 7 is that provided by the invention another realized the circuit theory diagrams of TDM exchange at the TOP frame.
Embodiment
Thinking of the present invention is: after receiving the TOP frame, each segmentation with TOP frame payload data, just the data of Dui Ying each time slot of TDM are carried out sequential storage, read needed Seg data in proper order according to each segmentation Seg of frame payload by the TOP frame that sends in the swap table then, be assembled into the frame payload of TOP frame; Add frame head then, assemble the TOP frame and send out again and see off.Perhaps after receiving the TOP frame, each segmentation with TOP frame payload data, just each time slot of Dui Ying TDM is stored respectively according to the order of swap table storage according to time slot, call over the data of each segmentation then, be assembled into the TOP frame payload after TDM exchanges, add frame head, assemble the TOP frame and send.
Before introducing the present invention, at first introduce, in the specification of another piece patent that the applicant submits, a kind of frame structure (TOP) and corresponding transmission switching system that encapsulates tdm data of definition.Below carry out brief description referring to Fig. 2 and Fig. 3.
Fig. 2 shows defined TOP frame structure, comprises TOP frame head (TOP Header) and TOP frame payload (TOP Payload).
The TOP frame head comprises frame identification (Packet ID), sequence number (Seq, Sequence Number).Wherein Packet ID is used to identify every frame connection; Seq is used for identifying each TOP frame that every frame connects, and can be used for adding 1 successively when transmit leg sends the frame of identical Packet ID successively, and whether the recipient judges continuously according to Seq whether the transmission course that this frame connects frame losing takes place.
TOP frame payload is packaged tdm data.TOP frame payload is divided into n segmentation, and (Seg Segment), is used for n time slot of a corresponding TDM frame; Each segmentation comprises m byte, and this m byte is to belong to the data of same TDM time slot in m TDM frame.Preferable, the n value is 32, and the m value is 4, and sends a TOP frame every 0.5ms, and like this, every TOP frame connects the TDM code stream of a 2M bps of just corresponding carrying.
Fig. 3 shows described transmission switching system.As shown in the figure, the transmission switching system comprises business board and central power board.Business board has been realized the conversion of tdm data to the TOP frame, sends to central power board after tdm data is packaged into the TOP frame, and central power board is implemented on the TOP frame structure packaged tdm data is exchanged.
The circuit of TDM exchange of realizing on the TOP frame of the present invention promptly is used for the described central power board of Fig. 3, is implemented in and directly finishes the TDM exchange on the TOP frame.The present invention mainly contains two kinds of execution modes, and a kind of is when tearing frame open each time-slot sequence of TOP frame encapsulation to be write entry data memory, when framing according to the design of data in the swap table memory interleave read data memory; A kind of is when tearing frame open each time slot of TOP frame encapsulation to be write entry data memory according to the swap table memory interleave, calls over the design of data in the data storage when framing.Below by specific embodiment with reference to accompanying drawing, the present invention is described in more detail.
Fig. 4 shows switched circuit of the present invention, and this execution mode belongs to first kind of design.This switched circuit comprises the frame receiver module, tears frame module open, receives lookup table memories, memory management module and data storage, framing module, sends lookup table memories, swap table memory, frame sending module.Wherein,
The frame receiver module comprises frame receiving interface module and receives FIFO, and frame receiving interface module receives the TOP frame from the external frame interface, and the TOP frame that is received write to receive among the FIFO carries out buffer memory.
The frame sending module comprises frame transmission interface module and sends FIFO that frame transmission interface module is read the TOP frame and sent to outside frame interface from send FIFO.
Tear frame module open and read out the TOP frame from receive FIFO, and read content in the reception lookup table memories of this TOP frame Packet ID correspondence, whether the frame payload of judging this TOP frame can write entry data memory and frame connects in the transmission whether frame losing; And the frame payload that can write entry data memory is write in the entry data memory in this Packet ID corresponding address piece.
Receive lookup table memories and storing frame head information.Each address of this memory and the Packet ID of TOP frame shine upon one by one, and the data of storage comprise sequence number (Seq) and receive enabler flags, call and upgrade by tearing frame module open.Described Seq is used for comparing with the Seq of the TOP frame that receives, and judges whether frame losing takes place in the transmission course; Receive enabler flags and be used for showing whether this TOP frame payload can be written to data storage, when the Packet ID of the TOP frame that receives be switching system do not dispose Packet ID the time, do not allow this TOP frame to write entry data memory.
Data storage is used to store TOP frame payload data.Its internal separation is the buffering area of a plurality of same capabilities, be used to carry out the elastic buffer of data, each buffering area is planned in advance, be divided into the memory block of a plurality of same capabilities, each memory block takies a group address, just can store whole frame payload datas of a TOP frame, the quantity that the TOP frame with the outside is set up that the quantity of memory block is supported with switched circuit is connected is identical, and the PacketID that the first address of each memory block and every receive the TOP frame sets up mapping relations in advance, is used for each Seg of the TOP frame payload of different Packet ID is write in the different memory blocks of appointment in proper order.For example, if switched circuit supports 1024 TOP frames to connect, each TOP frame encapsulates 32 time slots, promptly comprise 32 Seg, then each buffering area of this data storage need be set up 1024 memory blocks, and each memory block takies 32 addresses, is used for storing the data of 32 packaged time slots of TOP frame, each memory block first address is set up the relation of mapping one by one with each Packet ID respectively, has realized each time slot that the TOP frame is packaged and the mapping one by one of each address in the data storage.
The space of internal storage is less, and response speed is fast, though and the external memory storage response speed more slowly, but the big characteristics of memory space are arranged, can be used for storing mass data.For example, data storage can adopt external memory storage, in this case, also comprise the memory management module that links to each other with data storage, it is adaptive with the sequential of tearing frame module, framing module open that data storage is finished the data storage interface by this memory management module, and finish and tear frame module and the usufructuary arbitration of framing module request for data memory open, realize tearing open frame module and framing module shared data memory.
The framing module is used for the Packet ID according to the TOP frame that will send, go to read the address of the swap table memory of this TOP frame correspondence, according to data memory addresses information sense data from the data storage appropriate address of swap table memory stores, as the frame payload of TOP frame; And read the data that send in the lookup table memories frame head as the TOP frame according to Packet ID, set up into buffer memory among the transmission FIFO that the TOP frame sends to the frame sending module.
Send lookup table memories and storing TOP frame head information.The address of this memory is corresponding one by one with the Packet ID that sends the TOP frame, and the data of storage comprise the Seq that assembles this TOP frame and send enabler flags, by framing module invokes and renewal.Whether send enabler flags and be used for indicating this TOP frame and need framing to send, send enabler flags when effective, the framing module, and will organize the TOP frame of getting well and send to FIFO if reading swap table and carrying out framing.In the framing process, Seq is used as the TOP frame head and partly writes the TOP frame of being assembled, and Seq can add 1 and upgrades behind the framing, uses during the next TOP frame that connected by this TOP frame of assembling.
The swap table memory is used for storing the address information of each segmentation Seg of frame payload of transmission TOP frame at data storage, and address and the Packet ID of this information in the swap table memory is corresponding relation.The swap table memory is divided into a plurality of memory blocks, and the data of storing in each memory block are exactly the address of each time slot in data storage that the TOP frame that will assemble will encapsulate, and the number of memory block is exactly the linking number of the TOP frame supported of this switched circuit.Wherein, the data memory addresses of swap table memory stores is upgraded by switching system, and before the tdm data to the TOP encapsulation exchanged, switching system received corresponding signaling, judge the time slot that exchanges, the address of corresponding time slot correspondence in data storage write swap table.For example for the exchange that occurs in tdm data inside: if first time slot and second time slot exchange, then storing the address of former second time slot in data storage in the swap table memory in the first time slot address, the second time slot address is being stored the address of former first time slot in data storage.
In addition, if input and output TOP frame is encapsulated in other frame structures, receives in the lookup table memories and also storing the frame head information of described other frame structures so that carry out verification; Accordingly, the data of transmission lookup table memories storage need also to comprise that the frame head information of its described frame structure is so that the framing module is carried out the framing processing with these information.For example: when the TOP frame that receives is when being encapsulated in the Ethernet frame, the data that receive the lookup table memories storage also comprise the relevant informations such as source MAC of Ethernet frame, are used for the corresponding information of the frame that receives is extracted verification; The data of transmission lookup table memories storage also comprise the relevant informations such as target MAC (Media Access Control) address of Ethernet frame, so that the framing module directly reads these frame head data, the TOP frame are encapsulated on the Ethernet frame, send to and send FIFO.
Be understood that, above-described reception lookup table memories, transmission lookup table memories, data storage and swap table memory are the differentiations of logically carrying out, can realize that whole like this logic only needs external a slice memory chip to get final product by a shared memory physically.As Fig. 5 then is the schematic diagram of data storage and the shared physical storage of swap table memory.The memory management module here realizes that the data storage interface is adaptive with the sequential of tearing frame module, framing module open, and finish and tear frame module and the usufructuary arbitration of framing module request for data memory open, realize tearing open frame module and framing module shared data memory.
Be the tdm data of 32 time slots with TOP frame encapsulation below, be in the TOP frame payload, TDMSeg1 corresponds to the 1st time slot to the 32 time slots of tdm data respectively to the data of TDM Seg32, and to receive signaling request first time slot of this tdm data and second time slot are carried out time gas exchange is example, realize the flow chart that TDM exchanges referring to the switched circuit of the present invention shown in Fig. 6 on the TOP frame, the switching method that switched circuit of the present invention is realized is elaborated.
Step 601: frame receiving interface module receives the TOP frame that the external frame interface sends over, and the TOP frame that is received is write to receive among the FIFO carry out buffer memory.
Step 602: tear frame module open and from receive FIFO, read the TOP frame that receives, and find the reception lookup table memories according to the Packet ID of this TOP frame, read and search the Seq that the reception table is write down, compare with the Seq of current TOP frame, if it is bigger by 1 than the sequence number of storing in this memory to receive the sequence number of TOP frame, illustrate frame losing does not take place in the transmission course, otherwise in the explanation transmission course frame losing takes place, to in system, will produce alarm, and the Seq that writes down in alternative this reception lookup table memories of the Seq that will receive the TOP frame, be used for check to the next TOP frame of this TOP connection.
Step 603: it is effective to receive enabler flags in receiving lookup table memories, tearing frame module open separates out with the frame payload data of TOP frame, according to the memory block first address of data storage of this Packet ID correspondence of planning in advance, the TDM Seg1 that the frame payload data comprises is write in the memory block appropriate address of entry data memory successively to TDM Seg32 by memory management module.For example, the first address of this Packet ID corresponding data memory is 0x0100, and then Feng Zhuan TDM Seg1 writes in this memory block of storage address 0x0100-0x011f in proper order to TDM Seg32.
Step 604: the framing module is regularly searched the transmission lookup table memories according to the Packet ID that sends the TOP frame, send the transmission enabler flags of lookup table memories when effective, the framing module reads the first address of the address block in the swap table memory of this PacketID correspondence.Be 0x0200 for example, just obtained the 0x0200-0x021f address of swap table accordingly according to the corresponding swap table memory of this Packet ID first address.
Step 605: the framing module will be dressed up the frame payload of TOP frame from the data set that data storage is read according to the data memory addresses that writes down in swap table memory reading of data memory successively.
Wherein, store in the swap table memory be the exchange after the address.Switched circuit carries out the exchange of first time slot and second time slot in this example to this tdm data, therefore among the 0x0200-0x021f of swap table memory, the data of storing in the 0x0200 address are data memory addresses 0x0201, and the data of storing in the swap table memory 0x0200 address are data memory addresses 0x0201.The framing module is according to the data of swap table storage address reading of data storage address successively and be encapsulated as the TOP frame, and 32 TDM Seg of the TOP frame payload after the corresponding encapsulation are followed successively by: former TDM Seg2, former TDM Seg1, former TDM Seg3 are to TDM Seg32.More than connect packaged time slot with identical TOP frame and exchange and describe, those skilled in the art are understood that, this method is equally applicable to different TOP frames and connects exchange between the packaged time slot.
Step 606: the framing module is assembled into the TOP frame with the frame payload that reads and the TOP frame head in the described transmission lookup table memories of step 604, sends to send among the FIFO to carry out buffer memory, is read by the frame sending module then and sends to the external frame interface after sending FIOF.
What above-described method all adopted is when tearing frame open, and each time-slot sequence of TOP frame encapsulation is write entry data memory, when framing according to the design of data in the swap table memory interleave read data memory.
Also can adopt second kind of design, promptly the design in TOP frame realization TDM exchange shown in Fig. 7 is compared with the circuit theory diagrams shown in Fig. 4, and following difference is arranged:
Each Seg of frame payload that the swap table memory is used for storing the TOP frame that is received is the address of each time slot at data storage, and the swap table memory exists mapping relations with the Packet ID of the TOP frame that receives;
Tear frame module open and be used for Packet ID according to the TOP frame that is received, read the swap table storage address of this TOP frame correspondence, according to the data memory addresses of swap table memory stores, in each the Seg sequential write entry data memory appropriate address with the frame payload of the TOP frame that receives;
The framing module is used for from data storage, will assemble sense data in the Packet ID corresponding address piece of TOP frame of transmission, is assembled into the frame payload of TOP frame; And read the data that send in the lookup table memories frame head as the TOP frame according to Packet ID, set up into the TOP frame and send to the frame sending module.
When adopting the design of Fig. 7, when tearing frame module open and tear frame open, each time slot of TOP frame encapsulation is write in the corresponding address of entry data memory according to the data memory addresses of swap table memory record, and when framing module framing, call over from data storage according to the Packet ID that assembles the TOP frame that will send, as the frame payload.Because the principle with Fig. 4 is identical substantially, no longer describe in detail herein.
The above only is preferred embodiment of the present invention, not in order to restriction the present invention, all spirit of the present invention with principle within, any modification of being done, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.

Claims (14)

1, a kind of circuit of realizing the time division multiplexing tdm exchange on frame structure is characterized in that, comprising: the frame receiver module, tear frame module, data storage, framing module open, send lookup table memories, swap table memory, frame sending module; Wherein,
The frame receiver module is used for receiving the TOP frame from the external frame interface, and sends to and tear frame module open; Wherein the TOP frame is the frame that is packaged with tdm data;
Tear each segmentation Seg that frame module is used for the frame payload of the TOP frame that will receive open, write successively in the frame identification PacketID corresponding address piece of this TOP frame in the entry data memory;
The swap table memory is used for storing the address information of each segmentation Seg of frame payload of transmission TOP frame at data storage, and address and the PacketID of this information in the swap table memory is corresponding relation;
Send the frame head information that lookup table memories is used to store the TOP frame that will assemble transmission, address and the PacketID of this information in sending lookup table memories is corresponding relation;
The framing module is used for according to the PacketID that will assemble the TOP frame of transmission, read the swap table storage address of this TOP frame correspondence, according to data memory addresses sense data from the data storage appropriate address of swap table memory stores, be assembled into the frame payload of TOP frame; And read the frame head information that sends in the lookup table memories according to described PacketID, the frame payload of same PacketID correspondence and frame head information sets thereof are built up the TOP frame send to the frame sending module;
The TOP frame that the frame sending module is used for that the framing module is sended over sends to outside frame interface.
2, circuit according to claim 1 is characterized in that, this circuit further comprises: receive lookup table memories, comprise TOP frame head information, be used for calling the frame head of the TOP frame that receives being tested by tearing frame module open.
3, circuit according to claim 1 and 2, it is characterized in that, at data storage with tear open between frame module, the framing module and further comprise: memory management module, it is adaptive with the sequential of tearing frame module, framing module open to be used to finish data storage, and tears frame module and the usufructuary arbitration of framing module request for data memory open.
4, circuit according to claim 1 and 2 is characterized in that, described frame head information further comprises: the frame head information that is used to encapsulate certain frame structure of TOP frame.
5, circuit according to claim 4 is characterized in that, described certain frame is an ether Ethernet frame, and the frame head information that is used to encapsulate the Ether frame structure of TOP frame accordingly comprises source MAC, target MAC (Media Access Control) address, frame type information.
6, circuit according to claim 2 is characterized in that, receives lookup table memories, sends lookup table memories, data storage and swap table memory physically by a memory realization.
7, a kind of circuit of realizing the TDM exchange on frame structure is characterized in that, comprising: the frame receiver module, tear frame module, data storage, framing module open, send lookup table memories, swap table memory, frame sending module; Wherein,
The frame receiver module is used for receiving the TOP frame from the external frame interface, and sends to and tear frame module open;
The swap table memory is used for storing the address information of each segmentation Seg of frame payload of transmission TOP frame at data storage, and address and the PacketID of this information in the swap table memory is corresponding relation;
Tear frame module open and be used for PacketID according to the TOP frame that is received, read the swap table storage address of this TOP frame correspondence, according to the data memory addresses of swap table memory stores, in each the Seg sequential write entry data memory appropriate address with the frame payload of the TOP frame that receives;
Send the frame head information that lookup table memories is used to store the TOP frame that will assemble transmission, address and the PacketID of this information in sending lookup table memories is corresponding relation;
The framing module is used for from data storage, will assemble sense data in the data memory addresses piece of PacketID correspondence of TOP frame of transmission, is assembled into the frame payload of TOP frame; And read the frame head information that sends in the lookup table memories according to described PacketID, set up into the TOP frame and send to the frame sending module;
The TOP frame that the frame sending module is used for that the framing module is sended over sends to outside frame interface.
8, circuit according to claim 7 is characterized in that, this circuit further comprises: receive lookup table memories, it is storing frame head information, is used for calling the frame head of the TOP frame that receives being tested by tearing frame module open.
9, according to claim 7 or 8 described circuit, it is characterized in that, at data storage with tear open between frame module, the framing module and further comprise: memory management module, it is adaptive with the sequential of tearing frame module, framing module open to be used to finish data storage, and tears frame module and the usufructuary arbitration of framing module request for data memory open.
According to claim 7 or 8 described circuit, it is characterized in that 10, described frame head information further comprises: the frame head information that is used to encapsulate certain frame structure of TOP frame.
11, circuit according to claim 10 is characterized in that, described certain frame is an ether Ethernet frame, and the frame head information that is used to encapsulate the Ether frame structure of TOP frame accordingly comprises mac address information.
12, circuit according to claim 8 is characterized in that, receives lookup table memories, sends lookup table memories, data storage and swap table memory physically by a memory realization.
13, a kind of method that realizes the TDM exchange on frame structure is characterized in that, with each segmentation Seg order of frame payload that swap table is stored the TOP frame that sends, exchange process may further comprise the steps:
After receiving the TOP frame, each segmentation Seg order of the frame payload of the TOP frame that receives is stored respectively; Then, read needed Seg data in proper order, be assembled into the frame payload of TOP frame according to each segmentation Seg of frame payload by the TOP frame that sends in the swap table; And add frame head information, set up into the TOP frame and send.
14, a kind of method that realizes the TDM exchange on frame structure is characterized in that, stores order after each segmentation Seg exchange with swap table, and exchange process may further comprise the steps:
After receiving the TOP frame, each segmentation Seg of the frame payload of the TOP frame that receives is stored respectively according to the order of swap table storage; Then, order reads the data of being stored, and is assembled into the frame payload of TOP frame; And add frame head information, set up into the TOP frame and send.
CNB2004100623460A 2004-07-06 2004-07-06 On frame structure, realize the circuit and the switching method thereof of time division multiplexing exchange Expired - Fee Related CN100563378C (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNB2004100623460A CN100563378C (en) 2004-07-06 2004-07-06 On frame structure, realize the circuit and the switching method thereof of time division multiplexing exchange

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNB2004100623460A CN100563378C (en) 2004-07-06 2004-07-06 On frame structure, realize the circuit and the switching method thereof of time division multiplexing exchange

Publications (2)

Publication Number Publication Date
CN1719945A true CN1719945A (en) 2006-01-11
CN100563378C CN100563378C (en) 2009-11-25

Family

ID=35931631

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100623460A Expired - Fee Related CN100563378C (en) 2004-07-06 2004-07-06 On frame structure, realize the circuit and the switching method thereof of time division multiplexing exchange

Country Status (1)

Country Link
CN (1) CN100563378C (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101170546B (en) * 2006-10-25 2011-08-03 华为技术有限公司 Data stream multiplexing method and data stream multiplexing system
CN101159751B (en) * 2007-11-14 2011-10-26 中兴通讯股份有限公司 Method and device of transmitting time division multiplex service through IP switch network
CN102377501A (en) * 2010-08-13 2012-03-14 新峤网络设备(上海)有限公司 Uplink packaging apparatus
CN102867525A (en) * 2012-09-07 2013-01-09 Tcl集团股份有限公司 Multi-channel audio processing method, audio playback terminal and audio receiving device
CN103124203A (en) * 2011-11-17 2013-05-29 京信通信系统(中国)有限公司 Maintenance management method and device for time division multiplexing (TDM) channel parameters
CN105357148A (en) * 2015-10-15 2016-02-24 盛科网络(苏州)有限公司 Method and system for preventing output message of network exchange chip from being disordered

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101170546B (en) * 2006-10-25 2011-08-03 华为技术有限公司 Data stream multiplexing method and data stream multiplexing system
CN101159751B (en) * 2007-11-14 2011-10-26 中兴通讯股份有限公司 Method and device of transmitting time division multiplex service through IP switch network
CN102377501A (en) * 2010-08-13 2012-03-14 新峤网络设备(上海)有限公司 Uplink packaging apparatus
CN103124203A (en) * 2011-11-17 2013-05-29 京信通信系统(中国)有限公司 Maintenance management method and device for time division multiplexing (TDM) channel parameters
CN103124203B (en) * 2011-11-17 2016-02-03 京信通信系统(中国)有限公司 Time division multiplex channel parameter maintenance management method and device
CN102867525A (en) * 2012-09-07 2013-01-09 Tcl集团股份有限公司 Multi-channel audio processing method, audio playback terminal and audio receiving device
CN102867525B (en) * 2012-09-07 2016-01-13 Tcl集团股份有限公司 A kind of multichannel voice frequency disposal route, audio-frequency playing terminal and apparatus for receiving audio
CN105357148A (en) * 2015-10-15 2016-02-24 盛科网络(苏州)有限公司 Method and system for preventing output message of network exchange chip from being disordered

Also Published As

Publication number Publication date
CN100563378C (en) 2009-11-25

Similar Documents

Publication Publication Date Title
CN110109852B (en) Method for realizing TCP _ IP protocol by hardware
CN1713164A (en) DMA controller and data transmission with multi-transaction discretionary process
CN1180900A (en) Two port memory for simultaneously inputting and outputting data
CN1736066A (en) State engine for data processor
CN101548328B (en) Apparatus and method for capturing serial input data
JP6287571B2 (en) Arithmetic processing device, information processing device, and control method of arithmetic processing device
CN1545658A (en) Switch fabric with dual port memory emulation scheme
CN1109307C (en) System for interchanging data between data processor units having processors interconnected by common bus
CN102255687A (en) Rate matching method and device thereof
CN1719945A (en) Circuit for implementing TDM exchange on frame structure and its exchange method
CN1702658A (en) IP base LSI designing system and designing method
CN1051419C (en) A queueing system for switches having "fast-circuit" properties
CN111131408B (en) FPGA-based network protocol stack architecture design method
CN1929471A (en) Device for dispatching and arbitration
CN1163858C (en) Internal row sequencer for reducing bandwidth and peak current requirements display driver circuit
CN1132363C (en) Macrodiversity transmission in mobile radio system
CN1738224A (en) TDM data and frame format conversion circuit and method , transmission switching system and method
CN1925057A (en) Semiconductor memory system, chip, and method of masking write data in a chip
CN1669279A (en) Increasing memory access efficiency for packet applications
CN1531283A (en) Group transmitting system with effective grouping managing unit and operating method thereof
CN1885827A (en) Message storage forwarding method and message storage forwarding circuit
CN1094011C (en) Circuit for converting frame data
CN111836024A (en) Hybrid network system design based on video transmission
CN111585918B (en) Store-and-forward device and method applied to store-and-forward mechanism switch
CN1671165A (en) Modem sharing device in a PDA phone and its method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20091125

Termination date: 20200706

CF01 Termination of patent right due to non-payment of annual fee