CN2578894Y - Monitor of computer principle demonstrator - Google Patents
Monitor of computer principle demonstrator Download PDFInfo
- Publication number
- CN2578894Y CN2578894Y CN02267134.XU CN02267134U CN2578894Y CN 2578894 Y CN2578894 Y CN 2578894Y CN 02267134 U CN02267134 U CN 02267134U CN 2578894 Y CN2578894 Y CN 2578894Y
- Authority
- CN
- China
- Prior art keywords
- unit
- monitoring device
- data
- signal
- main control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000012806 monitoring device Methods 0.000 claims abstract description 67
- 239000000203 mixture Substances 0.000 claims abstract description 12
- 230000005540 biological transmission Effects 0.000 claims abstract description 10
- 238000002474 experimental method Methods 0.000 abstract description 18
- 238000012544 monitoring process Methods 0.000 abstract description 8
- 238000000034 method Methods 0.000 abstract description 2
- 230000002457 bidirectional effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Debugging And Monitoring (AREA)
Abstract
本实用新型公开了一种计算机组成原理实验仪的监测装置。该监测装置与实验仪的各个功能单元连接，数据单向传输，功能单元包括时钟单元、输入输出单元、寄存器单元、运算器单元、指令译码单元、中断单元、地址单元、总线单元，监测装置只监测上述单元的所有信号，不进行控制。系统带存储器件的单元：主控单元、存储器单元、与监测装置连接，数据双向传输。监测装置可以对存储器件进行读写，并可进行数据监测。通过对主控单元和其它功能模块的监测可以实现控制信号的输出与输入的比较，具有很强的纠错能力；各个功能单元接收到的信号不存在中间过程，学生做实验透明性强。
The utility model discloses a monitoring device for a computer composition principle experiment instrument. The monitoring device is connected to each functional unit of the experimental instrument, and the data is transmitted in one direction. The functional units include a clock unit, an input and output unit, a register unit, an arithmetic unit, an instruction decoding unit, an interrupt unit, an address unit, a bus unit, and a monitoring device. All signals of the above units are only monitored and not controlled. System unit with storage device: main control unit, memory unit, connected with monitoring device, bidirectional data transmission. The monitoring device can read and write the storage device and monitor data. Through the monitoring of the main control unit and other functional modules, the comparison between the output and input of the control signal can be realized, and it has a strong error correction ability; there is no intermediate process for the signals received by each functional unit, and the transparency of students' experiments is strong.
Description
Technical field
The utility model relates to a kind of monitoring device of Experiment Instrument of Computer Composition Principle, belongs to the computer-experiment instrument field.
Background technology
The monitoring device of existing Experiment Instrument of Computer Composition Principle, they mainly are divided into two kinds of frame modes.First kind is to be linked to each other with each unit of theory of constitution (as: arithmetical unit unit, logic decoding unit, register cell, address location etc.) respectively as control module by single-chip microcomputer.Control module control of forming by single-chip microcomputer and gating and the read signal that switches each unit reach control and monitor the purpose of each unit.The gating signal that main control unit in the theory of constitution experiment instrument of this mode (micro controller unit) sends is not directly to each element circuit, but deliver to the Single-chip Controlling unit earlier, output to each element circuit by the Single-chip Controlling unit again, the student does not detect each gating signal when doing experiment, the transparency of experiment is not enough, this in addition frame mode monitoring is less than each unit all control control signal and data, and monitoring function is not enough, maintenance is inconvenient.Second kind is theory of constitution various piece composition model computer system, directly carries out communication with host computer and the state of each unit of theory of constitution is provided.This mode is because a little less than the normatron function of theory of constitution experiment instrument composition 7, the ability of monitoring is more weak.
Summary of the invention
The purpose of this utility model is to overcome above-mentioned supervising device to make experiment instrument transparency difference and the weak shortcoming of monitoring capacity, a kind of not monitoring device of the Experiment Instrument of Computer Composition Principle of interference experiment instrument control signal that has is provided, realizes the false wiring measuring ability by the output input signal that monitoring device reads on all experiment instruments.
The utility model is a kind of monitoring device of Experiment Instrument of Computer Composition Principle, comprising:
1) functional unit of this monitoring device and experiment instrument is connected by lead, the data one-way transmission, functional unit comprises clock unit, input-output unit, register cell, the arithmetical unit unit, instruction decoding unit, interrupt location, address location, bus unit, the signal wire of clock unit, input-output unit, signal wire, the signal wire of register cell, the signal wire of arithmetical unit unit, the signal wire of instruction decoding unit, the signal wire of interrupt location, the signal wire of address location, the data signal line of bus unit links to each other with the monitoring device corresponding port respectively;
2) and the unit of system's tape storage spare: main control unit, memory cell are connected with monitoring device, the data double-way transmission, the signal wire of main control unit links to each other with the monitoring device corresponding port respectively, and the signal wire of memory cell links to each other with the monitoring device corresponding port respectively.
Above-mentioned data one-way transmission is meant that monitoring device receives only the signal that input-output unit, register cell, arithmetical unit unit, instruction decoding unit, interrupt location, address location, bus unit are sent here; Clock unit receives only the single step clock signal that monitoring device is sent here.
Above-mentioned data double-way transmission is meant main control unit and the memory cell for system's tape storage spare, and monitoring device switches the flow direction of the signal of main control unit and memory cell by digital two-way switch.
The output data of main control unit is delivered to the output termination by decoding scheme, and monitoring device receives the reception data of main control unit output data and each functional unit, by two groups of data of comparison, and the wiring of can correcting a mistake, monitoring capability is strong.
Monitoring device is controlled it during only to the main control unit of tape storage spare, memory cell read-write.The gating signal that monitoring device does not interfere each unit to receive, there is not pilot process in the signal that each functional unit receives, and the student can measure each gating signal when doing experiment really, and the transparency is strong.
Description of drawings
Fig. 1 is the general structure schematic diagram;
Fig. 2 is the line graph of monitoring device and each functional part;
Fig. 3 is the monitoring device circuit theory diagrams;
Fig. 4 is a monitoring device and being connected of memory cell;
Fig. 5 is a monitoring device and being connected of main control unit;
Fig. 6 is the principle detail drawing of Fig. 3.
Embodiment
As Fig. 1, Fig. 2, shown in Figure 6, this structure detailed content is as follows:
1) functional unit of this monitoring device 1 and experiment instrument is connected by lead, the data one-way transmission, functional unit comprises clock unit 2, input-output unit 3, register cell 4, arithmetical unit unit 5, instruction decoding unit 7, interrupt location 8, address location 9, bus unit 10, the CPU-STEP signal wire of clock unit 2, the I/O-R of input-output unit 3, the I/O-W signal wire, the B-R3 of register cell 4, B-R2, B-R1, B-R0, R3-B, R2-B, R1-B, the R0-B signal wire, the S3 of arithmetical unit unit 5, S2, S1, S0, M, Ci, B-DA1, B-DA2, ALU-B, 299-B, FC, the FZ signal wire, the B-IR of instruction decoding unit 7, J1, J2, J3, J4, the J5 signal wire, the INT-R signal wire of interrupt location 8, the B-PC of address location 9, PC+1, PC-B, the B-AR signal wire, the D0-D7 data signal line of bus unit 10 links to each other with monitoring device 1 corresponding port respectively;
2) unit of system's tape storage spare: main control unit 6, memory cell 11 are connected with monitoring device 1, the data double-way transmission, the MA0-MA6 of main control unit 6, MD0-MD2 signal wire link to each other with monitoring device 1 corresponding port respectively, and the RA0-RA7 of memory cell 11, RD0-RD7 signal wire link to each other with monitoring device 1 corresponding port respectively.
From figure shown in Figure 1 as can be seen monitoring device only monitor the gating signal of each functional unit, do not interfere the gating signal of each functional unit.Each functional unit is formed a normatron.Its workflow is: clock unit 2 sends work clock for main control unit 6, the work of driving Main Control Unit, master controller takes out corresponding data according to the microcode address, these data are sent control signal by a fixing decoding, and other functional unit receives control signal and carries out corresponding work.This workflow is similar to the workflow of common computer CPU.
From Fig. 2 (in conjunction with Fig. 1), the concrete signal of each functional unit in the monitoring device monitoring model computing machine as can be seen.
Register cell 4, the signal that it delivers to monitoring device 1 is B-R3, B-R2, B-R1, B-R0, R3-B, R2-B, R1-B, R0-B; Wherein B-R3, B-R2, B-R1, B-R0 signal are that the data in the register are sent into from bus, and R3-B, R2-B, R1-B, R0-B signal are that the data in the register are passed out to bus unit 10.
Input-output unit 3, the signal that it delivers to monitoring device 1 is I/O-R, I/O-W.Wherein I/O-R delivers to bus unit 10 with the data of INPUT, and the I/O-W signal is delivered to OUTPUT with the data of bus unit 10.
Interrupt location (8), the signal that it delivers to monitoring device 1 is INT-R.Wherein the INT-R signal is that interrupt vector is sent into bus unit 10.
Memory cell 11, the logic data signal that it delivers to monitoring device 1 is CPU-R1, CPU-W1.Wherein M-R is the memory read signal, and M-W is a memory write signals.RA0-RA7 and RD0-RD7 deliver to when being monitoring device 1 read/write memory memory cell address and data.
Fig. 3 is the circuit diagram of monitoring means, and it is made up of a slice 89c51 and 4 8255, and above-mentioned all signals are connected (details drawing is seen Fig. 6) by 8255 with 89c51.
To operate be in order to realize the read-write to memory cell to 1 pair of memory cell 11 of monitoring device among Fig. 4.When CPU-M is effective, the address of storer and data are provided by monitoring device 1, read-write M-R, the M-W of memory cell 11 provided by the CPU-R1 and the CPU-W1 of monitoring device, and the M-R of data line that address wire that address location 9 is even come and bus unit are even come and main control unit, M-W signal wire and memory cell 11 are isolated; When CUP-M is invalid, the data signal line of switch left end and memory cell conducting, monitoring device 1 connects the signal wire of coming and is isolated.
2816 is memory devices of depositing microcode in the main control unit among Fig. 5, and the control of 1 pair of main control unit of monitoring device is in order to realize the read-write to 2816.2816 read-write was provided by monitoring device 1 when CPU-CS was effective, and data and address are also provided by monitoring device 1, and the data signal line of switch left end and 2816 is isolated; When CPU-CS is invalid, the data signal line of left end and 2816 conductings, the CPU-R of monitoring device 1, CPU-W is isolated, the MA0-MA6 of monitoring device 1, the address end of MD0-MD23 end one-way transmission 2816 and the data-signal of data terminal are to monitoring device 1.
Claims (4)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN02267134.XU CN2578894Y (en) | 2002-09-11 | 2002-09-11 | Monitor of computer principle demonstrator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN02267134.XU CN2578894Y (en) | 2002-09-11 | 2002-09-11 | Monitor of computer principle demonstrator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN2578894Y true CN2578894Y (en) | 2003-10-08 |
Family
ID=33732789
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN02267134.XU Expired - Fee Related CN2578894Y (en) | 2002-09-11 | 2002-09-11 | Monitor of computer principle demonstrator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN2578894Y (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100514391C (en) * | 2005-09-16 | 2009-07-15 | 清华大学科教仪器厂 | Experimental apparatus for computer composition principle and system structure |
-
2002
- 2002-09-11 CN CN02267134.XU patent/CN2578894Y/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100514391C (en) * | 2005-09-16 | 2009-07-15 | 清华大学科教仪器厂 | Experimental apparatus for computer composition principle and system structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1089463C (en) | Bridge between two buses of computer system | |
| CN101114174A (en) | Embedded four-axis motion controller | |
| WO2025103479A1 (en) | Optical module access method, apparatus and system, electronic device, and nonvolatile readable storage medium | |
| CN2578894Y (en) | Monitor of computer principle demonstrator | |
| CN2640134Y (en) | Live bus network interconnection unit for connecting high-speed Ethernet and PROFIBUS-DP/PA bus | |
| CN1418762A (en) | Multiple axes servo motion control device | |
| CN200972506Y (en) | Secondary battery testing controller based on build-in technology | |
| CN2638142Y (en) | Portable CAN bus analysis recorder based on USB interface | |
| CN105955205A (en) | Motion simulator embedded real-time control system | |
| CN106874235B (en) | Analog DPRAM communication system and method based on SPI serial link | |
| CN205210761U (en) | CPEX industrial control computer mainboard based on explain majestic nest plate | |
| CN206380127U (en) | A kind of LED light monitoring system | |
| CN206178529U (en) | Main control board based on explain 411 majestic treaters and shen wei nest plate | |
| CN1362676A (en) | USB control circuit that can automatically switch paths | |
| CN218676021U (en) | Switching device and storage system sharing USB interface | |
| CN2634710Y (en) | Novel microcomputer control spare power supply automatic put-in device | |
| CN1137454C (en) | Experimental set-up showing computer composition principle | |
| CN1455490A (en) | Dedicated communication management machine in power system substation automation system | |
| JPH02141856A (en) | CPU board data bus conversion device | |
| CN116434719B (en) | a display device | |
| CN2598268Y (en) | Controller Area Network (CAN) Communication Card Based on Dual Port RAM | |
| CN1728107A (en) | The real time debugging device that is used for digital signal processor | |
| CN2641934Y (en) | Multiple serial interface data communicating transmitter | |
| CN202126686U (en) | RS422 interface device of universal hardware platform system | |
| CN202018683U (en) | Control panel of engine order recording instrument based on field bus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C19 | Lapse of patent right due to non-payment of the annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |