CN219891652U - SSD switching device and SSD debugging system - Google Patents

SSD switching device and SSD debugging system Download PDF

Info

Publication number
CN219891652U
CN219891652U CN202320494713.2U CN202320494713U CN219891652U CN 219891652 U CN219891652 U CN 219891652U CN 202320494713 U CN202320494713 U CN 202320494713U CN 219891652 U CN219891652 U CN 219891652U
Authority
CN
China
Prior art keywords
interface
ssd
debugging
pin
debug
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202320494713.2U
Other languages
Chinese (zh)
Inventor
张国敏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Xinjing Micro Intelligent Technology Co ltd
Original Assignee
Shanghai Xinjing Micro Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Xinjing Micro Intelligent Technology Co ltd filed Critical Shanghai Xinjing Micro Intelligent Technology Co ltd
Priority to CN202320494713.2U priority Critical patent/CN219891652U/en
Application granted granted Critical
Publication of CN219891652U publication Critical patent/CN219891652U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model discloses an SSD switching device and an SSD debugging system, which relate to the SSD debugging field, and comprise a first interface, a second interface and a debugging module, wherein the debugging module is connected with a third interface on a debugging host through the first interface, the debugging module is also connected with a debugging pin in a fourth interface on an SSD disk through a debugging pin in the second interface, the debugging pin in the fourth interface is an empty pin, the empty pin in the fourth interface is used for leading out the debugging function pin of the SSD disk and connecting the debugging function pin to the second interface in the SSD switching device, and the empty pin of the fourth interface on the SSD disk is used for meeting the debugging requirement of the debugging host on the SSD disk, so that the space resource of the SSD disk is saved.

Description

SSD switching device and SSD debugging system
Technical Field
The utility model relates to the field of SSD debugging, in particular to an SSD switching device and an SSD debugging system.
Background
With the development of SSD (Solid State Disk) technology, the volume of SSD disks required in the current market is smaller and smaller, the capacity is larger and larger, and the design requirement on the integration level of SSD disks is higher and higher. In order to ensure that the SSD disk can be used normally, debugging is usually required to be carried out on the SSD disk, a set of debugging interfaces for debugging the SSD disk are reserved on the SSD disk by a main control manufacturer in the prior art, and therefore an area for accommodating the debugging interfaces is reserved in the limited space of the SSD disk, the space of the SSD disk is occupied, and SSD disk resources are wasted.
Disclosure of Invention
The utility model aims to provide an SSD switching device and an SSD debugging system, which can save the space of an SSD disk and avoid wasting space resources while meeting the requirement on SSD debugging by adopting an empty pin in a fourth interface of the SSD disk as a debugging pin.
In order to solve the technical problems, the utility model provides an SSD switching device, which comprises a first interface, a second interface and a debugging module;
the debugging module is connected with a third interface on the debugging host through the first interface;
the debugging module is further connected with a debugging pin in a fourth interface on the SSD disc through the debugging pin in the second interface, wherein the debugging pin in the fourth interface is an empty pin.
Preferably, the first interface includes a USB interface and a USB extension interface, and the third interface on the debug host is a USB interface;
the USB interface on the debugging host is connected with the USB interface in the first interface, and the USB interface in the first interface, the USB expansion interface and the debugging module are sequentially connected.
Preferably, the USB interface further comprises a first protocol conversion module connected between communication pins of the USB expansion interface and the second interface; the communication pin of the second interface is connected with the communication pin of the fourth interface;
the first protocol conversion module is used for carrying out protocol conversion on communication data sent by the debugging host through the USB interface and the USB expansion interface in the first interface, so that the SSD disc can complete corresponding operation based on the communication data after the first protocol conversion.
Preferably, the first protocol conversion module is a USB-SATA/PCIE protocol conversion chip, and the communication pins of the second interface and the fourth interface are SATA/PCIE pins.
Preferably, the debugging module comprises a second protocol conversion module and a debugger;
the USB expansion interface, the second protocol conversion module, the debugger and debugging pins in the second interface are sequentially connected;
the second protocol conversion module is used for carrying out protocol conversion on the debugging data sent by the debugging host through the USB interface in the first interface and the USB expansion interface;
the debugger is used for debugging the SSD disc based on the debug data converted by the second protocol.
Preferably, the second protocol conversion module is a USB-JTAG protocol conversion module, the debugger is a JTAG debugger, and the debug pin is a JTAG pin.
Preferably, the second interface is an m.2 debug interface, and the fourth interface is an m.2 golden finger.
Preferably, the system further comprises a state prompting device connected with the debugging module, so that the debugging host prompts the current state of the debugging module through the state prompting device.
Preferably, the first interface, the second interface and the debug module are all arranged on the adapter plate;
and debugging pin marks corresponding to the empty pins one by one are arranged on the surface of the adapter plate.
In order to solve the technical problems, the utility model also provides an SSD debugging system, which comprises the SSD switching device, a debugging host connected with a first interface in the SSD switching device, and an SSD disc connected with a fourth interface.
In summary, the utility model discloses an SSD switching device and an SSD debugging system, which comprises a first interface, a second interface and a debugging module, wherein the debugging module is connected with a third interface on a debugging host through the first interface, the debugging module is also connected with a debugging pin in a fourth interface on an SSD disk through a debugging pin in the second interface, the debugging pin in the fourth interface is an empty pin, the empty pin in the fourth interface is used as the debugging pin to lead out the self debugging pin of the SSD disk and is connected to the second interface in the SSD switching device, and the empty pin of the fourth interface on the SSD disk is adopted to meet the debugging requirement of the debugging host on the SSD disk, so that the space resource of the SSD disk is saved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present utility model, the drawings required in the prior art and the embodiments will be briefly described below, and it is apparent that the drawings in the following description are only some embodiments of the present utility model, and other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a schematic diagram of an SSD switching device according to the present utility model;
FIG. 2 is a schematic diagram of an SSD debug system in the prior art;
FIG. 3 is a standard protocol table corresponding to a portion of pins in the M.2 golden finger;
FIG. 4 is a schematic diagram of another SSD switching device according to the present utility model;
FIG. 5 is a physical diagram of an SSD switching device according to the present utility model;
FIG. 6 is a diagram of a pin of an M.2 golden finger according to the present utility model.
Detailed Description
The core of the utility model is to provide an SSD switching device and an SSD debugging system, and by adopting an empty pin in a fourth interface of an SSD disk as a debugging pin, the space of the SSD disk is saved while the requirement on SSD debugging is met, and space resources are not wasted.
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present utility model more apparent, the technical solutions of the embodiments of the present utility model will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present utility model, and it is apparent that the described embodiments are some embodiments of the present utility model, but not all embodiments of the present utility model. All other embodiments, which can be made by those skilled in the art based on the embodiments of the utility model without making any inventive effort, are intended to be within the scope of the utility model.
Referring to fig. 1, fig. 1 is a schematic structural diagram of an SSD adapter according to the present utility model, where the SSD adapter includes a first interface 1, a second interface 3, and a debug module 2;
the debugging module 2 is connected with a third interface on the debugging host through the first interface 1;
the debugging module 2 is also connected with a debugging pin in a fourth interface on the SSD disc through a debugging pin in the second interface 3, wherein the debugging pin in the fourth interface is a vacant pin.
Referring to fig. 2, fig. 2 is a schematic structural diagram of an SSD debug system in the prior art. When the debug host in the prior art debugs the SSD disk, an independent SSD debug interface is usually arranged on the SSD disk to lead out the debug function pins of the SSD disk, and then the SSD debug interface, the debugger and the debug host are sequentially connected to complete the debug work of the debug host on the SSD disk. However, the SSD debugging interface occupies the space resources of the SSD disk, and therefore, in the utility model, the idle pins in the fourth interface of the SSD disk are utilized to lead out the debugging function pins of the SSD disk, so that the SSD debugging interface is not required to be additionally arranged on the SSD disk, and the space resources of the SSD disk are further saved.
Specifically, the third interface on the debug host, the first interface 1, the debug module 2 and the second interface 3 in the SSD switching device are sequentially connected with the fourth interface on the SSD disk, so that the debug host can carry out data transmission with the debug function pin of the SSD disk through the SSD switching device, and finally the debug effect of the debug host on the SSD disk is realized. The SSD switching device specifically comprises a first interface 1, a second interface 3 and a debugging module 2, the interface types of the first interface 1 and the second interface 3 in the SSD switching device are not particularly limited, and the SSD switching device can be adaptively set according to the interface types of a third interface in a debugging host and a fourth interface on an SSD disc; the specific structure of the debug module 2 in the SSD adapter is not particularly limited, as long as the function of debugging the SSD disk can be realized.
In addition, in the utility model, the fourth interface on the SSD disc can be an M.2 golden finger, and the second interface 3 on the SSD switching device can be an M.2 debugging interface. And taking the empty pin in the M.2 golden finger as a debugging pin of the SSD disc, and connecting the debugging pin in the M.2 debugging interface with the empty pin in the M.2 golden finger.
In addition, in order to realize standardization when the SSD switching device is used, after the empty pins in the fourth interface of the SSD disk are determined, a unified arrangement and combination sequence is required to be set for each empty pin, and line sequence definition of each empty pin is designated, so that a unified standard is formed, therefore, all SSD disks of the same type can be connected with the SSD switching device according to the designated pin connection sequence in the mode, debugging of the SSD disk by a debugging host is realized, and meanwhile, space resources of the SSD disk can be saved. It will be readily appreciated that the purpose of the line sequence definition specifying the respective empty pins is to determine the function of the respective empty pins and thus how the respective empty pins should be connected with debug pins in the fourth interface on the SSD disk. Referring to fig. 3, fig. 3 is a standard protocol table corresponding to a part of pins in the m.2 golden finger. In fig. 3, pins marked by a black rectangular frame are empty pins, in fig. 3, pin Position is the number of each Pin in an m.2 golden finger, type is the Type of each Pin, description is the functional Description of each Pin, in the utility model, a Pin with Type being "Not available" and Description being "No Connect" is selected as an empty Pin, and the Type of Pin is Not connected and is Not used currently, so that the empty Pin is used as a debugging Pin to lead out the debugging functional Pin of the SSD disk itself, thereby omitting an independent debugging interface, saving the space of the SSD disk, and ensuring that the normal operation of the SSD disk is Not affected.
In addition, as a preferred embodiment, the SSD adapter may be disposed on the adapter board, and debug pins corresponding to the empty pins in the second interface 3 are disposed on the adapter board, so that the SSD adapter and the SSD disk are more convenient for a user to install and connect. Referring to fig. 6, fig. 6 is a pin diagram of an m.2 gold finger according to the present utility model, and marks are added to the empty pins according to fig. 6, so as to form a unified standard, and facilitate installation and use of an SSD debug interface by a user.
In summary, the utility model discloses an SSD switching device, which comprises a first interface 1, a second interface 3 and a debugging module 2, wherein the debugging module 2 is connected with a third interface on a debugging host through the first interface 1, the debugging module 2 is also connected with a debugging pin in a fourth interface on an SSD disk through a debugging pin in the second interface 3, the debugging pin in the fourth interface is an empty pin, the empty pin in the fourth interface is used as a debugging pin to lead out a debugging function pin of the SSD disk itself and is connected to the second interface 3 in the SSD switching device, the empty pin of the fourth interface on the SSD disk is multiplexed to meet the debugging requirement of the debugging host on the SSD disk, and the space resource of the SSD disk is saved.
Based on the above embodiments:
as a preferred embodiment, the first interface 1 includes a USB interface and a USB extension interface, and the third interface on the debug host is a USB interface;
the USB interface on the debugging host is connected with the USB interface in the first interface 1, and the USB interface in the first interface 1, the USB expansion interface and the debugging module 2 are sequentially connected.
Referring to fig. 4 and 5, fig. 4 is a schematic structural diagram of another SSD adapter provided by the utility model, and fig. 5 is a physical diagram of the SSD adapter provided by the utility model. In this embodiment, the third interface on the debug host is specifically a USB interface, and the first interface 1 in the SSD adapter device includes a USB interface. In order to improve the expansibility of the first interface 1, a USB expansion interface connected to the first interface 1 is additionally provided in the first interface 1, where the USB expansion interface has multiple inputs and outputs, and in this embodiment, the USB interface in the first interface 1 is connected to one input of the USB expansion interface, and one output of the USB expansion interface is connected to the debug module 2. The USB expansion interface may include a USB HUB chip and peripheral circuits, and the specific embodiment is not limited specifically.
Other inputs and outputs of the USB expansion interface may be connected to other modules in the SSD switching device, and as a preferred embodiment, the SSD switching device further includes a first protocol conversion module connected between the communication pins of the USB expansion interface and the second interface 3; the communication pin of the second interface 3 is connected with the communication pin of the fourth interface;
the first protocol conversion module is used for carrying out protocol conversion on communication data sent by the debug host through the USB interface and the USB expansion interface in the first interface 1, so that the SSD disc can complete corresponding operation based on the communication data after the first protocol conversion.
In this embodiment, the SSD adapter device can not only realize the function of debugging the SSD disk by the debug host, but also realize the function of data communication between the debug host and the SSD disk. The first interface 1 is shared by the first protocol conversion module and the debug module 2, so that the volume of the SSD switching device can be reduced.
Specifically, when the debug host is to communicate with the SSD disk, the communication data sent by the debug host is sequentially transmitted to the communication pin in the fourth interface of the SSD disk through the USB interface, the USB extension interface, the first protocol conversion module and the communication pin in the second interface 3 on the SSD adapter. Further, if the third interface of the debug host is a USB interface, that is, the debug host sends communication data through a USB protocol, the first protocol conversion module on the SSD adapter may be specifically a USB-SATA/PCIE protocol conversion chip, and the USB-SATA/PCIE protocol conversion chip converts the communication data of the USB protocol into communication data of the SATA/PCIE protocol and then sends the communication data to the SATA/PCIE pin of the fourth interface of the SSD disk through the SATA/PCIE pin of the second interface 3.
As a preferred embodiment, the debug module 2 includes a second protocol conversion module and a debugger;
the USB expansion interface, the second protocol conversion module, the debugger and the debugging pins in the second interface 3 are sequentially connected;
the second protocol conversion module is used for carrying out protocol conversion on debugging data sent by the debugging host through the USB interface and the USB expansion interface in the first interface 1;
the debugger is used for debugging the SSD disc based on the debug data converted by the second protocol.
In this embodiment, the debug module 2 specifically includes a second protocol conversion module and a debugger, and considering that the interface type of the debug host is different from the interface type of the debugger, it is necessary to perform protocol conversion on debug data sent by the debug host through the second protocol conversion module, and then the debugger performs debugging on the SSD disk based on the debug data after the protocol conversion performed by the second protocol conversion module. For example, the third interface of the debug host is a USB interface, the debug pin in the fourth interface on the SSD disk is a JTAG pin, and the second protocol conversion module in the debug module 2 is set to be a USB-JTAG protocol conversion module, the debugger is specifically a JTAG debugger, and the debug pin in the SSD adapter is also a JTAG pin, thereby ensuring that the debug machine can debug the SSD disk normally.
As a preferred embodiment, the system further comprises a status prompting device connected with the debug module 2, so that the debug host prompts the current status of the debug module 2 through the status prompting device.
In this embodiment, the SSD adapter is further provided with a status indicator connected to the debug module 2, such as a status indicator light. When the debug host computer is used for debugging the SSD disc through the debug module 2, a transmission signal is required to be transmitted, an abnormality may occur in the transmission process, whether the debug module 2 is transmitting the debug signal and whether the process of transmitting the debug signal is normal or not can be prompted through the state prompting device, for example, when the state prompting device is a state indicating lamp, different colors can be displayed through the control state indicating lamp, or the function of state prompting can be realized through flashing at different frequencies and the like, so that the clear and visual prompt can be performed on the debug process of the debug host computer.
The utility model also provides an SSD debugging system, which comprises the SSD switching device, a debugging host connected with the first interface 1 in the SSD switching device, and an SSD disc connected with the fourth interface.
For a detailed description of the SSD debug system provided by the present utility model, refer to the embodiment of the SSD adapter, and the detailed description of the utility model is omitted here.
In the present specification, each embodiment is described in a progressive manner, and each embodiment is mainly described in a different point from other embodiments, and identical and similar parts between the embodiments are all enough to refer to each other. Moreover, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present utility model. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the utility model. Thus, the present utility model is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

Claims (10)

1. The SSD switching device is characterized by comprising a first interface, a second interface and a debugging module;
the debugging module is connected with a third interface on the debugging host through the first interface;
the debugging module is further connected with a debugging pin in a fourth interface on the SSD disc through the debugging pin in the second interface, wherein the debugging pin in the fourth interface is an empty pin.
2. The SSD transfer device of claim 1, wherein the first interface comprises a USB interface and a USB expansion interface, the third interface on the debug host being a USB interface;
the USB interface on the debugging host is connected with the USB interface in the first interface, and the USB interface in the first interface, the USB expansion interface and the debugging module are sequentially connected.
3. The SSD transfer device of claim 2, further comprising a first protocol conversion module coupled between the USB expansion interface and the communication pins of the second interface; the communication pin of the second interface is connected with the communication pin of the fourth interface;
the first protocol conversion module is used for carrying out protocol conversion on communication data sent by the debugging host through the USB interface and the USB expansion interface in the first interface, so that the SSD disc can complete corresponding operation based on the communication data after the first protocol conversion.
4. The SSD switching device of claim 3, wherein the first protocol conversion module is a USB-SATA/PCIE protocol conversion chip, and the communication pins of the second interface and the fourth interface are SATA/PCIE pins.
5. The SSD transfer device of claim 2, wherein the debug module comprises a second protocol conversion module and a debugger;
the USB expansion interface, the second protocol conversion module, the debugger and debugging pins in the second interface are sequentially connected;
the second protocol conversion module is used for carrying out protocol conversion on the debugging data sent by the debugging host through the USB interface in the first interface and the USB expansion interface;
the debugger is used for debugging the SSD disc based on the debug data converted by the second protocol.
6. The SSD transfer device of claim 5, wherein the second protocol conversion module is a USB-JTAG protocol conversion module, the debugger is a JTAG debugger, and the debug pin is a JTAG pin.
7. The SSD transfer device of claim 1, wherein the second interface is an m.2 debug interface and the fourth interface is an m.2 gold finger.
8. The SSD transfer device of claim 1, further comprising a status hint device coupled to the debug module such that the debug host hints about a current status of the debug module via the status hint device.
9. The SSD transfer device of any of claims 1-8, wherein the first interface, the second interface, and the debug module are all disposed on a transfer board;
and debugging pin marks corresponding to the empty pins one by one are arranged on the surface of the adapter plate.
10. An SSD debug system comprising an SSD transfer device as recited in any one of claims 1 to 9, further comprising a debug host coupled to a first interface in the SSD transfer device, and an SSD disk coupled to the fourth interface.
CN202320494713.2U 2023-03-15 2023-03-15 SSD switching device and SSD debugging system Active CN219891652U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202320494713.2U CN219891652U (en) 2023-03-15 2023-03-15 SSD switching device and SSD debugging system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202320494713.2U CN219891652U (en) 2023-03-15 2023-03-15 SSD switching device and SSD debugging system

Publications (1)

Publication Number Publication Date
CN219891652U true CN219891652U (en) 2023-10-24

Family

ID=88410207

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202320494713.2U Active CN219891652U (en) 2023-03-15 2023-03-15 SSD switching device and SSD debugging system

Country Status (1)

Country Link
CN (1) CN219891652U (en)

Similar Documents

Publication Publication Date Title
CN101276488B (en) Vehicular recording instrument capable of implementing intelligent CAN bus communication
CN108111382B (en) Communication device based on I3C bus and communication method thereof
CN107766213A (en) A kind of method and system for realizing NVME hard disk lightings
CN115210589A (en) Chip testing device and testing method
WO2013101140A1 (en) Early fabric error forwarding
CN209860931U (en) Intelligent CAN bus diagnosis monitor
CN219891652U (en) SSD switching device and SSD debugging system
CN101599050B (en) Adaptable pci express controller core and method
CN113609045A (en) Intelligent network card BMC communication structure and method with strong universality
CN111597137B (en) SPI protocol-based dynamic debugging method, device and system
CN111060807B (en) High-speed integrated circuit test platform based on SoC and test method thereof
CN103425123A (en) Automated testing method for CAN (controller area network) bus based on software script
US11663101B2 (en) Semiconductor device and operation method thereof
CN111679995B (en) Embedded management execution unit of space computer based on 1553B bus
CN107704417A (en) The method and its communication system to be communicated with equipment under test
CN110768874B (en) Modular Ethernet tester
CN114355815A (en) Controller, control system and communication method of controller
CN210488542U (en) Control board before server based on I2C bus communication
CN103440218A (en) CAN (Control Area Network) bus monitoring method based on USB-HID (Universal Serial Bus-Human Input Device) protocol
CN208092483U (en) Brain communication system controller and robot for robot
CN112486877A (en) Outfield guarantee and test platform of universal FC conversion interface module
CN101764716A (en) Test configuration method, equipment and system of business chip
CN112783071A (en) SDIO controller, FPGA board card and SDIO test system
CN216772392U (en) CAN data storage device
CN211429331U (en) Device for detecting LAN signal based on FPGA

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant