CN218998737U - Display substrate, display panel and display device - Google Patents

Display substrate, display panel and display device Download PDF

Info

Publication number
CN218998737U
CN218998737U CN202223050544.8U CN202223050544U CN218998737U CN 218998737 U CN218998737 U CN 218998737U CN 202223050544 U CN202223050544 U CN 202223050544U CN 218998737 U CN218998737 U CN 218998737U
Authority
CN
China
Prior art keywords
substrate
signal
electrode
dummy
adjacent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202223050544.8U
Other languages
Chinese (zh)
Inventor
祝文秀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BOE Technology Group Co Ltd
Original Assignee
BOE Technology Group Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BOE Technology Group Co Ltd filed Critical BOE Technology Group Co Ltd
Priority to CN202223050544.8U priority Critical patent/CN218998737U/en
Application granted granted Critical
Publication of CN218998737U publication Critical patent/CN218998737U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The embodiment of the disclosure provides a display substrate, which comprises: the pixel driving circuit and a plurality of first electrodes, the first electrodes are positioned on the pixel driving circuit; the pixel driving circuit comprises a substrate and a plurality of first signal wires, wherein the first signal wires are positioned on the same layer on the substrate; the extending directions of the plurality of first signal wires are the same; the first electrode and the first signal wiring are positioned on different layers; the first signal wire is partially overlapped with orthographic projection of the first electrode on the substrate; the first electrodes are strip-shaped, and a plurality of first electrodes are arranged in an array along the length direction and the width direction of the strip-shaped; an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip respectively; the display substrate further comprises an auxiliary filling structure which is positioned on one side of the first signal wiring away from the substrate and one side of the first electrode close to the substrate, and the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate.

Description

Display substrate, display panel and display device
Technical Field
The embodiment of the disclosure belongs to the technical field of display, and particularly relates to a display substrate, a display panel and a display device.
Background
An OLED (Organic Light-Emitting Diode) display device has been receiving attention as a new generation display mode because of its characteristics of self-luminescence, high brightness, wide viewing angle, high contrast, flexibility, low power consumption, etc., and has been increasingly used as a mobile phone screen, a computer display, a full-color television, etc. instead of the conventional LCD (Liquid Crystal Display) display device. The related art OLED display devices can be classified into a top emission type and a bottom emission type according to their light emitting modes.
Disclosure of Invention
The embodiment of the disclosure provides a display substrate, a display panel and a display device.
In a first aspect, an embodiment of the present disclosure provides a display substrate, including: a pixel driving circuit and a plurality of first electrodes on the pixel driving circuit;
the pixel driving circuit comprises a substrate and a plurality of first signal wires, wherein the first signal wires are positioned on the same layer on the substrate; the extending directions of the plurality of first signal wires are the same;
the first electrode and the first signal wiring are positioned on different layers;
the first signal wire is partially overlapped with the orthographic projection of the first electrode on the substrate;
The first electrodes are strip-shaped, and the plurality of first electrodes are arranged in an array along the length direction and the width direction of the strip-shaped;
an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip respectively;
the display substrate further comprises an auxiliary filling structure which is positioned on one side of the first signal wiring away from the substrate and one side of the first electrode close to the substrate, and the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate;
the auxiliary filling structure can enable the film layer of the first electrode to be flat.
In some embodiments, the auxiliary filling structure comprises a plurality of flat layers, and orthographic projections of the plurality of flat layers on the substrate cover the pixel driving circuits;
the plurality of flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer, which is closest to the first electrode, which is close to the first electrode is a plane;
the first electrode is a planar film layer.
In some embodiments, the auxiliary filling structure further comprises a dummy structure, which is located between any two adjacent flat layers and is at least distributed in a forward projection area of the first electrode on the substrate;
The front projection of the dummy structure on the substrate does not overlap with the front projection of the first signal trace on the substrate, and the front projection of the dummy structure on the substrate and the front projection of the first signal trace on the substrate form a complementary pattern.
In some embodiments, the auxiliary filling structure further comprises a dummy structure which is positioned on the same layer as the first signal wiring and is at least distributed in a forward projection area of the first electrode on the substrate;
the front projection of the dummy structure on the substrate does not overlap with the front projection of the first signal trace on the substrate, and the front projection of the dummy structure on the substrate and the front projection of the first signal trace on the substrate form a complementary pattern.
In some embodiments, the auxiliary filling structure further comprises a plurality of dummy structures, which are located on the same layer as the first signal wires and are at least distributed in a forward projection area of the first electrode on the substrate;
the orthographic projection of the dummy structure on the substrate and the orthographic projection of the first signal wires on the substrate are not overlapped, and the intervals between the adjacent first signal wires, between the adjacent dummy structure and the first signal wires and between the adjacent dummy structures are equal.
In some embodiments, the auxiliary filling structure further comprises a plurality of dummy structures, located between any adjacent two of the flat layers, and distributed at least in a forward projection area of the first electrode on the substrate;
the orthographic projections of the dummy structures on the substrate do not overlap with the orthographic projections of the first signal traces on the substrate, and the adjacent first signal traces are equally spaced between the orthographic projections of the substrate, between the adjacent dummy structures and the orthographic projections of the first signal traces on the substrate, and between the adjacent orthographic projections of the dummy structures on the substrate.
In some embodiments, the plurality of first signal traces are parallel to each other;
the spacing distance between the adjacent orthographic projections of the first signal trace on the substrate, between the adjacent orthographic projections of the dummy structure and the first signal trace on the substrate, and between the adjacent orthographic projections of the dummy structure on the substrate is less than or equal to the minimum linewidth of the first signal trace;
the width of the dummy structure along the arrangement direction of the plurality of first signal wires is smaller than or equal to the minimum line width of the first signal wires.
In some embodiments, the auxiliary fill structure includes a plurality of dummy structures and a plurality of planarization layers, an orthographic projection of the plurality of planarization layers on the substrate covering the pixel driving circuit;
the plurality of dummy structures and the first signal trace are located on the same layer; and the plurality of dummy structures are distributed at least in a forward projection area of the first electrode on the substrate;
the orthographic projection of the dummy structure on the substrate is not overlapped with the orthographic projection of the first signal wire on the substrate, and the adjacent first signal wires, the adjacent dummy structure and the first signal wire and the adjacent dummy structure are equally spaced;
the flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer closest to the first electrode, which is close to the first electrode, is a uniform concave-convex surface.
In some embodiments, the auxiliary fill structure includes a plurality of dummy structures and a plurality of planarization layers, an orthographic projection of the plurality of planarization layers on the substrate covering the pixel driving circuit;
the plurality of dummy structures are located between any adjacent two of the planar layers; and the plurality of dummy structures are distributed at least in a forward projection area of the first electrode on the substrate;
The orthographic projections of the dummy structures on the substrate do not overlap with the orthographic projections of the first signal traces on the substrate, and the adjacent orthographic projections of the first signal traces on the substrate, the adjacent orthographic projections of the dummy structures and the first signal traces on the substrate, and the adjacent orthographic projections of the dummy structures on the substrate are equally spaced;
the flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer closest to the first electrode, which is close to the first electrode, is a uniform concave-convex surface.
In some embodiments, the first electrode is a uniform concave-convex film layer.
In some embodiments, the separation distances between the orthographic projections of adjacent first signal traces on the substrate, between the adjacent dummy structures and the orthographic projections of the first signal traces on the substrate, and between the orthographic projections of adjacent dummy structures on the substrate are respectively equal to the average line widths of the plurality of first signal traces;
the width of the dummy structure along the arrangement direction of the plurality of first signal wires is equal to the average line width of the plurality of first signal wires.
In some embodiments, a thickness of a layer of the planar layer closest to the first signal trace is greater than a thickness of the first signal trace.
In some embodiments, the thickness of the dummy structure is less than or equal to the thickness of the first signal trace.
In some embodiments, the thickness of the dummy structure is equal to the thickness of the first signal trace.
In some embodiments, the dummy structure is an insulating material or a conductive material;
the conductive material includes the same conductive material as the first signal trace.
In some embodiments, the dummy structure employs an insulating material.
In some embodiments, the pixel driving circuit further includes a plurality of second signal traces on the same layer on the substrate; the extending directions of the plurality of second signal wires are the same;
an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the second signal wiring and the length direction and the width direction of the strip respectively;
the second signal wire is positioned on one side of the first signal wire, which is close to the substrate;
an insulating layer is further arranged between the second signal wiring and the first signal wiring.
In some embodiments, an included angle of 40-50 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip shape respectively;
and an included angle of 40-50 degrees is formed between the extending direction of the second signal wiring and the length direction and the width direction of the strip.
In some embodiments, the shape of the first electrode comprises any one of rectangular, diamond, oval, trapezoid.
In some embodiments, the first signal trace includes a data line or a power line or a gate line;
the second signal wiring comprises a grid line or a data line or a power line.
In some embodiments, the dummy structure is made of a conductive material, and the dummy structure is connected with a first potential signal or a second potential signal;
the first potential signal is greater than the second potential signal; the second potential signal is greater than or equal to a ground potential;
the first potential signal includes a potential of a power supply line.
In a second aspect, an embodiment of the present disclosure further provides a display panel, where the display panel includes the above display substrate.
In some embodiments, further comprising a pixel defining layer, a light emitting functional layer, and a second electrode;
The pixel limiting layer, the light-emitting functional layer and the second electrode are sequentially stacked on one side, away from the pixel driving circuit, of the first electrode in the display substrate;
the pixel limiting layer is provided with a plurality of openings, the first electrode is partially exposed at the openings, and orthographic projections of the light-emitting functional layer and the second electrode on the pixel driving circuit at least cover the openings.
In a third aspect, an embodiment of the present disclosure further provides a display device, including the display panel described above.
In a fourth aspect, an embodiment of the present disclosure further provides a method for manufacturing a display substrate, including: preparing a pixel driving circuit;
preparing a plurality of first electrodes on the pixel driving circuit;
the pixel driving circuit comprises a plurality of first signal wires which are prepared on a substrate;
the extending directions of the plurality of first signal wires are the same;
the first signal wire is partially overlapped with the orthographic projection of the first electrode on the substrate;
the first electrodes are strip-shaped, and the plurality of first electrodes are arranged in an array along the length direction and the width direction of the strip-shaped;
an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip respectively;
The preparation method further comprises the following steps after the pixel driving circuit is prepared and before the first electrode is prepared: and preparing an auxiliary filling structure, wherein the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate.
In some embodiments, the preparing the auxiliary filling structure includes: a plurality of planarization layers are sequentially prepared using a coating process.
In some embodiments, the preparing the auxiliary filling structure further comprises: and preparing the dummy structure by adopting a patterning process.
In some embodiments, in the preparation of any adjacent two of the planar layers, the dummy structure is prepared after the preparation of the previous planar layer and before the preparation of the next planar layer.
In some embodiments, the dummy structure and the first signal trace are prepared by a one-time patterning process.
In some embodiments, the first signal trace and the dummy structure are sequentially prepared by a patterning process.
Drawings
The accompanying drawings are included to provide a further understanding of embodiments of the disclosure, and are incorporated in and constitute a part of this specification, illustrate embodiments of the disclosure and together with the description serve to explain the disclosure, without limitation to the disclosure. The above and other features and advantages will become more readily apparent to those skilled in the art by describing in detail exemplary embodiments with reference to the attached drawings, in which:
Fig. 1 is a schematic top view of a pixel arrangement of an OLED display panel in the prior art.
Fig. 2 is a schematic top view illustrating an arrangement relationship of sub-pixels and signal traces closest to the sub-pixels in an OLED display panel according to the disclosure.
FIG. 3 is a schematic cross-sectional view of an OLED display panel along the AA' cut line in FIG. 2.
Fig. 4 is a schematic top view of a plurality of signal traces overlapping the sub-pixels in a relatively uniform arrangement within the sub-pixel distribution area.
Fig. 5 is a schematic top view of a display substrate according to an embodiment of the disclosure.
Fig. 6 is a schematic cross-sectional view showing a structure of the substrate along the BB' section line in fig. 5.
Fig. 7 is a schematic cross-sectional view showing another structure of the substrate along the BB' section line in fig. 5.
Fig. 8 is a schematic cross-sectional view showing still another structure of the substrate along the BB' section line in fig. 5.
Fig. 9 is a schematic cross-sectional view showing still another structure of the substrate along the BB' section line in fig. 5.
Fig. 10 is a schematic cross-sectional view showing still another structure of the substrate along the BB' section line in fig. 5.
Fig. 11 is a schematic cross-sectional view showing still another structure of the substrate along the BB' section line in fig. 5.
Fig. 12 is a schematic cross-sectional view showing still another structure of the substrate along the BB' section line in fig. 5.
Fig. 13a is a schematic top view of another structure of a display substrate according to an embodiment of the disclosure.
Fig. 13b is a structural cross-sectional view showing the substrate along the CC' section line in fig. 13 a.
Fig. 14 is a schematic sectional view of a partial structure of a display panel in an embodiment of the present disclosure.
Detailed Description
In order to enable those skilled in the art to better understand the technical solutions of the embodiments of the present disclosure, a display substrate, a display panel and a display device provided by the embodiments of the present disclosure are described in further detail below with reference to the accompanying drawings and detailed description.
Embodiments of the present disclosure will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments shown may be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
The embodiments of the present disclosure are not limited to the embodiments shown in the drawings, but include modifications of the configuration formed based on the manufacturing process. Thus, the regions illustrated in the figures have schematic properties and the shapes of the regions illustrated in the figures illustrate specific shapes of the regions, but are not intended to be limiting.
Referring to fig. 1, a schematic top view of a pixel arrangement of an OLED (Organic Light-Emitting Diode) display panel in the prior art is shown. The OLED display panel includes a plurality of pixels, each pixel including a red sub-pixel 101, a green sub-pixel 102, and a blue sub-pixel 103, where the red sub-pixel 101, the green sub-pixel 102, and the blue sub-pixel 103 are arranged along a first direction a; each sub-pixel is in a strip shape, and the length of each sub-pixel extends along the second direction B; an included angle between the first direction A and the second direction B is larger than 0 DEG and smaller than or equal to 90 deg.
Referring to fig. 2, a schematic top view of the arrangement relationship of sub-pixels and signal traces closest to the sub-pixels in an OLED display panel according to the disclosed technology is shown. In the OLED display panel, one sub-pixel includes a light emitting device 8 and a pixel driving circuit 1, the light emitting device 8 is located on the pixel driving circuit 1, the pixel driving circuit 1 includes a plurality of signal traces 9, where a layer of signal trace 9 closest to each light emitting device 8 includes a plurality of signal traces 9 extending in parallel along a third direction C (i.e., a longitudinal direction), an included angle of 45 ° is formed between a first direction a in which the light emitting devices 8 are arranged and the third direction C, referring to fig. 3, which is a schematic cross-sectional structural view of the OLED display panel along a section line AA' in fig. 2; as can be seen from fig. 3, no matter what symmetrical routing manner is adopted by the plurality of signal traces 9 extending along the third direction, the relatively uniform arrangement of the plurality of signal traces 9 overlapped with the light emitting devices 8 in the distribution area of the light emitting devices 8 cannot be satisfied (refer to fig. 4, which is a schematic top view of the relatively uniform arrangement of the plurality of signal traces overlapped with the light emitting devices in the distribution area of the light emitting devices), the uneven arrangement of the signal traces 9 in the distribution area of the light emitting devices 8 causes the uneven surface of the pixel driving circuit 1 corresponding to the distribution area of the light emitting devices 8, such as uneven section differences exist at different positions on the surface of the pixel driving circuit 1 in the distribution area of each light emitting device 8, which may cause uneven film layers of the electrodes 14 (anodes of the light emitting devices such as OLED elements) where each light emitting device 8 directly contacts the surface of the pixel driving circuit 1, thereby causing the problem of the viewing angle asymmetry of the OLED display panel, that is, that when the OLED display panel is viewed from a larger viewing angle direction, the display color or the display brightness appears, such as the display color is reddish or greenish, and the display brightness is bright or darkish.
In view of the foregoing problems, in a first aspect, an embodiment of the present disclosure provides a display substrate, and referring to fig. 5, a schematic structural top view of the display substrate in the embodiment of the present disclosure is shown, where the method includes: a pixel driving circuit 1 and a plurality of first electrodes 2, the first electrodes 2 being located on the pixel driving circuit 1; the pixel driving circuit 1 comprises a substrate 10 and a plurality of first signal wires 11, wherein the first signal wires 11 are positioned on the same layer on the substrate 10; the extending directions of the plurality of first signal wires 11 are the same; the first electrode 2 and the first signal wire 11 are positioned at different layers; the first signal trace 11 partially overlaps the orthographic projection of the first electrode 2 on the substrate 10; the first electrodes 2 are strip-shaped, and a plurality of first electrodes 2 are arranged in an array along the length direction Y and the width direction X of the strip-shaped; acute included angles theta 1 and theta 2 which are larger than 0 degrees and smaller than 90 degrees are respectively formed between the extending direction Z of the first signal wiring 11 and the length direction Y and the width direction X of the strip; the display substrate further comprises an auxiliary filling structure, wherein the auxiliary filling structure is positioned on one side of the first signal wiring 11 far away from the substrate 10 and one side of the first electrode 2 close to the substrate 10, and the orthographic projection of the auxiliary filling structure on the substrate 10 at least covers the orthographic projection of the first electrode 2 on the substrate 10; the auxiliary filling structure can level the film layer of the first electrode 2.
Wherein each first electrode 2 corresponds to an anode electrode of one sub-pixel. The subpixels include an OLED element, an LED element, a Mini LED element, or a Micro LED element.
In some embodiments, the shape of the first electrode 2 comprises any one of rectangular, diamond, oval, trapezoid.
In some embodiments, at least a longer one of the bases of the trapezoid is longer than the height of the trapezoid, thereby making the trapezoid overall elongated; the length direction of the trapezoid is the extending direction of the bottom edge of the trapezoid, and the width direction of the trapezoid is the height direction of the trapezoid.
In some embodiments, the extending direction Z of the first signal trace 11 forms an included angle of 40 ° to 50 ° with the length direction Y and the width direction X of the strip.
In some embodiments, the extending direction Z of the first signal trace 11 forms an angle of 45 ° with the length direction Y and the width direction X of the strip.
In the present embodiment, acute included angles θ1 and θ2 greater than 0 ° and less than 90 ° are formed between the extending direction Z of the first signal trace 11 and the length direction Y and the width direction X of the strip, respectively; particularly, when the extending direction Z of the first signal trace 11 forms an included angle of 45 ° with the length direction Y and the width direction X of the bar, the aperture ratio of the display panel using the display substrate can be increased, and the visual effect of the oblique step feeling of the display panel using the display substrate can be improved.
In some embodiments, the plurality of first signal traces 11 may be signal traces located on any one layer of the pixel driving circuit 1. In the present embodiment, the layer of the plurality of first signal traces 11 is a conductive layer closest to the first electrode 2 in the pixel driving circuit 1, i.e. the first signal trace 11 is a layer of the signal trace closest to the first electrode 2 in the pixel driving circuit 1. By arranging the auxiliary filling structure between the layer where the first signal wiring 11 is located and the layer where the first electrode 2 is located, and the orthographic projection of the auxiliary filling structure on the substrate 10 at least covers the orthographic projection of the first electrode 2 on the substrate 10, the surface layer of the pixel driving circuit 1 in the area where the first electrode 2 is located can be filled and leveled, so that the film layer of the first electrode 2 formed in the leveled surface layer area is leveled or tends to be leveled, the problem of the visual angle asymmetry of the display panel adopting the display substrate is further improved or solved, and the display effect of the display panel adopting the display substrate is improved.
In some embodiments, the first signal trace 11 includes a data line or a power line or a gate line.
In some embodiments, referring to FIG. 6, a schematic cross-sectional view of a structure of the substrate along the BB' cut line in FIG. 5 is shown; the auxiliary filling structure comprises a plurality of flat layers 3, and orthographic projection of the flat layers 3 on a substrate 10 covers the pixel driving circuit 1; the plurality of flat layers 3 are sequentially stacked on one side of the first signal wire 11, which is far away from the substrate 10, and the surface of one side of the flat layer 3, which is closest to the first electrode 2, close to the first electrode 2 is a plane; the first electrode 2 is a planar membrane layer.
Among them, the planarization layer 3 may employ an organic polymer material such as Polyimide (PI), polyethylene (PE), polycarbonate (PC), etc. The flat layer 3 of the organic polymer material can be prepared to have a larger film thickness, so that the surface level difference caused by the first signal wiring 11 is filled and leveled, the film layer of the first electrode 2 formed on the flat layer is leveled, and finally the problem of the asymmetric viewing angle of the display panel adopting the display substrate is improved or solved.
In some embodiments, the planar layer 3 is provided with three layers. In some embodiments, the thickness of the flat layer 3 closest to the first signal trace 11 is greater than the thickness of the first signal trace 11, which is advantageous for reducing the film level difference caused by the first signal trace 11, and through the arrangement of the following flat layers 3, the film level difference caused by the first signal trace 11 can be filled, so that the surface of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is a plane, and thus the film layer of the first electrode 2 formed thereon is flat.
In some embodiments, referring to FIG. 7, there is shown a schematic cross-sectional view of another structure of the substrate along the BB' cut line in FIG. 5; wherein the auxiliary filling structure further comprises a dummy structure 4, which is positioned between any two adjacent flat layers 3 and is at least distributed in the forward projection area of the first electrode 2 on the substrate 10; the front projection of the dummy structure 4 on the substrate 10 does not overlap with the front projection of the first signal trace 11 on the substrate 10, and the front projection of the dummy structure 4 on the substrate 10 and the front projection of the first signal trace 11 on the substrate 10 form a complementary pattern.
The dummy structure 4 and the front projection of the first signal trace 11 on the substrate 10 form a complementary pattern, so that the film layer level difference caused by the first signal trace 11 can be reduced or filled, and thus, the surface of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is a plane, and the film layer of the first electrode 2 formed thereon is flattened.
In some embodiments, referring to fig. 7, the thickness of the dummy structure 4 is less than or equal to the thickness of the first signal trace 11. So that the film level difference caused by the first signal trace 11 can be reduced or filled.
In some embodiments, referring to fig. 7, the dummy structure 4 employs an insulating material or a conductive material; the conductive material includes the same conductive material as that of the first signal wiring 11. Wherein, the insulating material such as inorganic insulating material of silicon nitride, silicon oxide or silicon oxynitride, etc., the dummy structure 4 of this material can be prepared by patterning process (including process steps of film formation, exposure, development, dry etching, etc.); the insulating material may also be an organic insulating material, and the dummy structure 4 of the organic insulating material may be prepared by an exposure process (including process steps of film coating, exposure, development, etc.). But the insulating material is not limited to the above inorganic or organic insulating material. Conductive materials such as copper, aluminum, and the like. The conductive material is not limited to the above materials.
In some embodiments, the dummy structure 4 is made of a conductive material, and the dummy structure 4 is connected to the first potential signal or the second potential signal; the first potential signal is greater than the second potential signal; the second potential signal is greater than or equal to the ground potential; the first potential signal includes a potential of the power supply line.
In some embodiments, referring to FIG. 8, a schematic cross-sectional view of another structure of the substrate along the BB' cut line in FIG. 5 is shown; the auxiliary filling structure further comprises a dummy structure 4, which is located on the same layer as the first signal wiring 11 and is at least distributed in the forward projection area of the first electrode 2 on the substrate 10; the front projection of the dummy structure 4 on the substrate 10 does not overlap with the front projection of the first signal trace 11 on the substrate 10, and the front projection of the dummy structure 4 on the substrate 10 and the front projection of the first signal trace 11 on the substrate 10 form a complementary pattern.
The dummy structure 4 and the front projection of the first signal trace 11 on the substrate 10 form a complementary pattern, so that the film layer level difference caused by the first signal trace 11 can be reduced or filled, and thus, the surface of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is a plane, and the film layer of the first electrode 2 formed thereon is flattened.
In some embodiments, referring to fig. 8, the thickness of the dummy structure 4 is equal to the thickness of the first signal trace 11. Thus filling up the film layer section difference caused by the first signal wiring 11.
In some embodiments, referring to fig. 8, the dummy structure 4 employs an insulating material.
In some embodiments, referring to FIG. 9, a schematic cross-sectional view of another structure of the substrate along the BB' cut line in FIG. 5 is shown; the auxiliary filling structure further comprises a plurality of dummy structures 4, which are positioned on the same layer as the first signal wires 11 and are at least distributed in the forward projection area of the first electrode 2 on the substrate 10; the orthographic projection of the dummy structure 4 on the substrate 10 does not overlap with the orthographic projection of the first signal trace 11 on the substrate 10, and the intervals between adjacent first signal traces 11, between adjacent dummy structures 4 and first signal traces 11, and between adjacent dummy structures 4 are equal.
In the display substrate shown in fig. 9, the thickness of the dummy structure 4 is equal to the thickness of the first signal trace 11.
In some embodiments, referring to FIG. 10, a schematic cross-sectional view of another structure of the substrate along the BB' section line in FIG. 5 is shown; wherein the auxiliary filling structure further comprises a plurality of dummy structures 4, which are positioned between any two adjacent flat layers 3 and are at least distributed in the forward projection area of the first electrode 2 on the substrate 10; the orthographic projections of the dummy structures 4 on the substrate 10 do not overlap with the orthographic projections of the first signal traces 11 on the substrate 10, the orthographic projections of adjacent first signal traces 11 on the substrate 10, the intervals between adjacent dummy structures 4 and orthographic projections of the first signal traces 11 on the substrate 10, and the intervals between orthographic projections of adjacent dummy structures 4 on the substrate 10.
In the display substrate shown in fig. 10, the thickness of the dummy structure 4 is less than or equal to the thickness of the first signal trace 11.
In the arrangement of the display substrate structures in fig. 9 and 10 in this embodiment, by arranging the dummy structure 4 between the layer where the first signal trace 11 is located or two adjacent flat layers 3, and making the spacing distances between the adjacent dummy structures 4 and the first signal trace 11, the adjacent first signal trace 11 and the adjacent dummy structures 4 equal, the uneven film layer level difference caused by the first signal trace 11 can be made uniform under the filling of the dummy structures 4, and then the film layer level difference caused by the first signal trace 11 can be filled and leveled by the arrangement of the flat layers 3 on the dummy structures 4, so that the surface of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is made planar, and the film layer of the first electrode 2 formed thereon is leveled.
In some embodiments, in the display substrate structure of fig. 9, the planarization layer 3 may be provided as one layer; in the display substrate structure of fig. 10, the planarization layer 3 may be provided with two layers. The number of layers of the flat layer 3 in the display substrate structure in fig. 7 to 10 is smaller than that of the flat layer 3 in the display substrate in fig. 6, or the thickness of the flat layer 3 in the display substrate structure in fig. 7 to 10 is smaller than that of the flat layer 3 in the display substrate in fig. 6, so that the film layer of the first electrode 2 can be flattened.
In some embodiments, the plurality of first signal traces 11 are parallel to each other; the spacing distance between the front projections of the adjacent first signal traces 11 on the substrate 10, between the adjacent dummy structures 4 and the front projections of the first signal traces 11 on the substrate 10, and between the front projections of the adjacent dummy structures 4 on the substrate 10 is less than or equal to the minimum line width of the first signal traces 11; the width of the dummy structure 4 along the arrangement direction G of the plurality of first signal traces 11 is less than or equal to the minimum line width of the first signal traces 11. The arrangement is such that the width of the first signal trace 11, the width of the dummy structure 4, the spacing distance between adjacent first signal traces 11, the spacing distance between adjacent dummy structures 4 and the first signal trace 11, and the spacing distance between adjacent dummy structures 4 are substantially equal, so that the surface of the pixel driving circuit 1, which is in direct contact with the first electrode 2, tends to be flat or is a plane, and further the film layer of the first electrode 2 can be flat.
In the present embodiment, in the display substrate structure scheme of fig. 9 and 10, the dummy structure 4 is made of an insulating material or a conductive material.
In some embodiments, referring to FIG. 11, a schematic cross-sectional view of another structure of the substrate along the BB' cut line in FIG. 5 is shown; wherein the auxiliary filling structure comprises a plurality of dummy structures 4 and a plurality of flat layers 3, and the orthographic projection of the plurality of flat layers 3 on the substrate 10 covers the pixel driving circuit 1; the dummy structures 4 and the first signal wires 11 are located on the same layer; and a plurality of dummy structures 4 distributed at least in the forward projection area of the first electrode 2 on the substrate 10; the orthographic projection of the dummy structure 4 on the substrate 10 and the orthographic projection of the first signal wires 11 on the substrate 10 are not overlapped, and the intervals between the adjacent first signal wires 11, between the adjacent dummy structures 4 and the first signal wires 11 and between the adjacent dummy structures 4 are equal; the plurality of flat layers 3 are sequentially stacked on one side of the first signal trace 11 away from the substrate 10, and a surface of one side of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is a uniform concave-convex surface.
In the display substrate shown in fig. 11, the thickness of the dummy structure 4 is equal to the thickness of the first signal trace 11.
In some embodiments, referring to FIG. 12, a schematic cross-sectional view of another structure of the substrate along the BB' cut line in FIG. 5 is shown; wherein the auxiliary filling structure comprises a plurality of dummy structures 4 and a plurality of flat layers 3, and the orthographic projection of the plurality of flat layers 3 on the substrate 10 covers the pixel driving circuit 1; a plurality of dummy structures 4 are located between any adjacent two of the planar layers 3; and a plurality of dummy structures 4 distributed at least in the forward projection area of the first electrode 2 on the substrate 10; the orthographic projections of the dummy structures 4 on the substrate 10 do not overlap with the orthographic projections of the first signal traces 11 on the substrate 10, and the adjacent first signal traces 11 are equally spaced between the orthographic projections of the adjacent dummy structures 4 and the orthographic projections of the first signal traces 11 on the substrate 10 and between the orthographic projections of the adjacent dummy structures 4 on the substrate 10; the plurality of flat layers 3 are sequentially stacked on one side of the first signal trace 11 away from the substrate 10, and a surface of one side of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is a uniform concave-convex surface.
In the display substrate shown in fig. 12, the thickness of the dummy structure 4 is less than or equal to the thickness of the first signal trace 11.
In some embodiments, referring to fig. 11 and 12, the first electrode 2 is a uniform concave-convex film layer. The uniformly concave-convex first electrode 2 can uniformly scatter the light irradiated thereon, for example, when the first electrode 2 adopts a light-tight reflective material (such as a corresponding top-emission type OLED element), the first electrode 2 can uniformly reflect and scatter the light irradiated thereon; when the first electrode 2 is made of a light-transmitting material (for example, corresponding to a bottom-emitting OLED element), the first electrode 2 can uniformly transmit and scatter light irradiated thereon, thereby improving or solving the problem of asymmetric viewing angles of a display panel using the display substrate.
In this embodiment, referring to fig. 11 and 12, by arranging the plurality of dummy structures 4 and the plurality of flat layers 3, the surface of the flat layer 3 closest to the first electrode 2, which is close to the first electrode 2, is made to be a uniform concave-convex surface, so that the first electrode 2 is formed into a uniform concave-convex film layer, i.e. the film layer of the first electrode 2 is flattened, so that the first electrode 2 can uniformly scatter the light irradiated thereon, and finally the problem of asymmetric viewing angles of the display panel adopting the display substrate is improved or solved.
In some embodiments, referring to fig. 11 and 12, the spacing distances between the front projections of adjacent first signal traces 11 on the substrate 10, between the adjacent dummy structures 4 and the front projections of the first signal traces 11 on the substrate 10, and between the front projections of the adjacent dummy structures 4 on the substrate 10 are respectively equal to the average line widths of the plurality of first signal traces 11; the width of the dummy structure 4 along the arrangement direction G of the plurality of first signal traces 11 is equal to the average line width of the plurality of first signal traces 11. By the arrangement, the radial dimension of the uniform concave-convex on the film layer of the first electrode 2 along the arrangement direction G of the plurality of first signal wires 11 is approximately equal to the average line width of the plurality of first signal wires 11, namely, the radial dimension of the uniform concave-convex on the film layer of the first electrode 2 is very small, and the film layer of the first electrode 2 is almost equal to the planar film layer, so that the light irradiated on the film layer of the first electrode 2 can be scattered very uniformly, and the problem of the dissymmetry of the visual angle of the display panel adopting the display substrate is further improved or solved.
In some embodiments, referring to fig. 9-12, the thickness of the one planar layer 3 closest to the first signal trace 11 is greater than the thickness of the first signal trace 11.
In the display substrate of fig. 9-12, the dummy structure 4 is made of an insulating material or a conductive material; the conductive material includes the same conductive material as that of the first signal wiring 11.
In some embodiments, referring to fig. 13a and 13b, fig. 13a is a schematic top view of another structure of a display substrate in an embodiment of the disclosure; FIG. 13b is a cross-sectional view showing the structure of the substrate along the line CC' in FIG. 13 a; the pixel driving circuit 1 further includes a plurality of second signal traces 12, where the plurality of second signal traces 12 are located on the same layer on the substrate 10; the extending directions of the plurality of second signal wires 12 are the same; the extending direction of the second signal wire 12 forms an acute included angle which is more than 0 degrees and less than 90 degrees with the length direction Y and the width direction X of the strip shape respectively; the second signal trace 12 is located on one side of the first signal trace 11 close to the substrate 11; an insulating layer 13 is further disposed between the second signal trace 12 and the first signal trace 11.
In some embodiments, the extending direction of the second signal trace 12 is the same as the arrangement direction G of the plurality of first signal traces 11; the plurality of second signal wires 12 are parallel to each other, and the arrangement direction of the plurality of second signal wires 12 is the same as the extending direction Z of the first signal wire 11.
In some embodiments, the extending direction of the second signal trace 12 forms an included angle of 40 ° to 50 ° with the length direction Y and the width direction X of the strip.
In some embodiments, the extending direction of the second signal trace 12 forms an angle of 45 ° with the length direction Y and the width direction X of the strip.
In the present embodiment, an acute included angle greater than 0 ° and less than 90 ° is formed between the extending direction of the second signal trace 12 and the length direction Y and the width direction X of the strip shape, respectively; particularly, when the extending direction of the second signal trace 12 forms an included angle of 45 ° with the length direction Y and the width direction X of the bar, the aperture ratio of the display panel using the display substrate can be increased, and the visual effect of the oblique step feeling of the display panel using the display substrate can be improved.
In some embodiments, the second signal trace 12 includes a gate line or a data line or a power line. When the first signal trace 11 is a data line and/or a power line, the second signal trace 12 is a gate line and/or other signal traces parallel to the gate line and arranged on the same layer; when the first signal trace 11 is a gate line and/or other signal traces parallel to the gate line and disposed on the same layer, the second signal trace 12 is a data line and/or a power line.
In some embodiments, the auxiliary filling structure in any of the above embodiments may be disposed between the second signal trace 12 and the first electrode 2, so as to be beneficial to filling the surface level difference of the pixel driving circuit 1 caused by the second signal trace 12, so as to level the film layer of the first electrode 2 formed on the pixel driving circuit 1, and finally improve or solve the problem of asymmetric viewing angles of the display panel using the display substrate.
In this embodiment, the first signal trace 11 located closest to the first electrode 2 of the pixel driving circuit 1 has a larger contribution to the surface level difference of the pixel driving circuit 1 than the second signal trace 12, so an auxiliary filling structure is preferably provided between the first signal trace 11 and the first electrode 2.
In fig. 6-13 b of the present embodiment, the pixel driving circuit 1 is disposed on the substrate 10, and the circuit structure of the pixel driving circuit 1 is not shown in the drawings.
Based on the above structure of the display substrate, the embodiment of the disclosure further provides a method for preparing the display substrate, which includes: preparing a pixel driving circuit; preparing a plurality of first electrodes on the pixel driving circuit; preparing a pixel driving circuit includes preparing a plurality of first signal traces on a substrate; the extending directions of the plurality of first signal wires are the same; the first signal wire is partially overlapped with orthographic projection of the first electrode on the substrate; the first electrodes are strip-shaped, and a plurality of first electrodes are arranged in an array along the length direction and the width direction of the strip-shaped; an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip respectively; the preparation method further comprises the following steps after the pixel driving circuit is prepared and before the first electrode is prepared: and preparing an auxiliary filling structure, wherein the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate.
Wherein, a patterning process (comprising steps of film deposition, exposure, development, etching and the like) is adopted to prepare a plurality of first signal wires on a substrate. A plurality of first electrodes are prepared on the pixel driving circuit by adopting a patterning process (comprising the steps of film deposition, exposure, development, etching and the like).
In some embodiments, preparing the auxiliary filling structure includes: a plurality of planarization layers are sequentially prepared using a coating process.
In some embodiments, preparing the auxiliary filling structure further comprises: and preparing the dummy structure by adopting a patterning process. When the dummy structure is made of insulating material, the dummy structure is prepared by adopting processes such as film deposition (chemical vapor deposition), exposure, development, dry etching and the like. When the dummy structure is made of conductive materials, the dummy structure is prepared by adopting processes such as film deposition, exposure, development, wet etching and the like.
In some embodiments, when the dummy structure is formed between two adjacent planar layers, in the preparation of any two adjacent planar layers, the dummy structure is prepared after the preparation of the previous planar layer and before the preparation of the next planar layer.
In some embodiments, when the dummy structure and the first signal trace are made of the same material and are located on the same layer, the dummy structure and the first signal trace are prepared by a patterning process (including film deposition, exposure, development, etching, etc.).
In some embodiments, when the dummy structure and the first signal trace are made of different materials and are located on the same layer, the first signal trace and the dummy structure are sequentially prepared by a patterning process. If the dummy structure is made of inorganic insulating materials, the preparation is prepared through the steps of film deposition, exposure, development, dry etching and the like; the first signal wiring is made of conductive materials, and the preparation of the first signal wiring is prepared through the steps of film deposition, exposure, development, wet etching and the like.
According to the display substrate provided by the embodiment of the disclosure, the auxiliary filling structure is arranged between the layer where the first signal wiring is located and the layer where the first electrode is located, and the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate, so that the surface layer of the pixel driving circuit in the area where the first electrode is located can be filled and leveled, the film layer of the first electrode formed in the leveled surface layer area is leveled or tends to be leveled, the problem of visual angle asymmetry of the display panel adopting the display substrate is further improved or solved, and the display effect of the display panel adopting the display substrate is improved.
The embodiment of the disclosure also provides a display panel, referring to fig. 14, which is a schematic sectional view of a partial structure of the display panel in the embodiment of the disclosure; the display panel comprises the display substrate in any embodiment.
In some embodiments, the display panel further comprises a pixel defining layer 5, a light emitting functional layer 6, and a second electrode 7; the pixel limiting layer 5, the light-emitting functional layer 6 and the second electrode 7 are sequentially stacked on one side of the first electrode 2, which is away from the pixel driving circuit 1, in the display substrate; the pixel defining layer 5 is provided with a plurality of openings, the first electrode 2 is partially exposed at the openings, and orthographic projections of the light emitting functional layer 6 and the second electrode 7 on the pixel driving circuit 1 at least cover the openings.
In some embodiments, the display panel further comprises an encapsulation layer 15, located on a side of the second electrode 7 facing away from the display substrate, for encapsulating the light emitting device formed by stacking the first electrode 2, the light emitting functional layer 6 and the second electrode 7.
In some embodiments, the pixel driving circuit 1 is provided with a driving circuit, which includes a driving transistor 16, and a drain electrode of the driving transistor 16 is connected to the first electrode 2 for supplying a driving current to the first electrode 2.
The display panel provided in the embodiment of the disclosure can improve or solve the problem of asymmetric viewing angles of the display panel by adopting the display substrate in the embodiment, and improves the display effect of the display panel.
The embodiment of the disclosure also provides a display device, which comprises the display panel in the embodiment.
According to the display device provided by the embodiment of the disclosure, the problem of asymmetric viewing angles of the display device can be improved or solved by adopting the display panel in the embodiment, and the display effect of the display device is improved.
The display device may be: OLED panel OLED TV, LED panel, LED TV, mini LED panel, mini LED TV, micro LED panel, micro LED TV, mobile phone, tablet computer, notebook computer, display, digital photo frame, navigator, etc.
It is to be understood that the above embodiments are merely exemplary embodiments employed to illustrate the principles of the present disclosure, however, the present disclosure is not limited thereto. Various modifications and improvements may be made by those skilled in the art without departing from the spirit and substance of the disclosure, and are also considered to be within the scope of the disclosure.

Claims (24)

1. A display substrate, comprising: a pixel driving circuit and a plurality of first electrodes on the pixel driving circuit;
the pixel driving circuit comprises a substrate and a plurality of first signal wires, wherein the first signal wires are positioned on the same layer on the substrate; the extending directions of the plurality of first signal wires are the same;
The first electrode and the first signal wiring are positioned on different layers;
the first signal wire is partially overlapped with the orthographic projection of the first electrode on the substrate;
the first electrodes are strip-shaped, and the plurality of first electrodes are arranged in an array along the length direction and the width direction of the strip-shaped;
an acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the first signal wire and the length direction and the width direction of the strip respectively;
the display substrate further comprises an auxiliary filling structure which is positioned on one side of the first signal wiring away from the substrate and one side of the first electrode close to the substrate, and the orthographic projection of the auxiliary filling structure on the substrate at least covers the orthographic projection of the first electrode on the substrate;
the auxiliary filling structure can enable the film layer of the first electrode to be flat.
2. The display substrate of claim 1, wherein the auxiliary fill structure comprises a plurality of flat layers, orthographic projections of the plurality of flat layers on the base covering the pixel driving circuit;
the plurality of flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer, which is closest to the first electrode, which is close to the first electrode is a plane;
The first electrode is a planar film layer.
3. The display substrate of claim 2, wherein the auxiliary fill structure further comprises a dummy structure located between any adjacent two of the flat layers and distributed at least within a forward projection area of the first electrode on the base;
the front projection of the dummy structure on the substrate does not overlap with the front projection of the first signal trace on the substrate, and the front projection of the dummy structure on the substrate and the front projection of the first signal trace on the substrate form a complementary pattern.
4. The display substrate of claim 2, wherein the auxiliary fill structure further comprises a dummy structure on the same layer as the first signal trace and distributed at least in a forward projection area of the first electrode on the substrate;
the front projection of the dummy structure on the substrate does not overlap with the front projection of the first signal trace on the substrate, and the front projection of the dummy structure on the substrate and the front projection of the first signal trace on the substrate form a complementary pattern.
5. The display substrate of claim 2, wherein the auxiliary fill structure further comprises a plurality of dummy structures on the same layer as the first signal traces and distributed at least in a forward projection area of the first electrode on the substrate;
The orthographic projection of the dummy structure on the substrate and the orthographic projection of the first signal wires on the substrate are not overlapped, and the intervals between the adjacent first signal wires, between the adjacent dummy structure and the first signal wires and between the adjacent dummy structures are equal.
6. The display substrate of claim 2, wherein the auxiliary fill structure further comprises a plurality of dummy structures located between any adjacent two of the planar layers and distributed at least within a forward projection area of the first electrode on the base;
the orthographic projections of the dummy structures on the substrate do not overlap with the orthographic projections of the first signal traces on the substrate, and the adjacent first signal traces are equally spaced between the orthographic projections of the substrate, between the adjacent dummy structures and the orthographic projections of the first signal traces on the substrate, and between the adjacent orthographic projections of the dummy structures on the substrate.
7. The display substrate of claim 5 or 6, wherein the plurality of first signal traces are parallel to each other;
the spacing distance between the adjacent orthographic projections of the first signal trace on the substrate, between the adjacent orthographic projections of the dummy structure and the first signal trace on the substrate, and between the adjacent orthographic projections of the dummy structure on the substrate is less than or equal to the minimum linewidth of the first signal trace;
The width of the dummy structure along the arrangement direction of the plurality of first signal wires is smaller than or equal to the minimum line width of the first signal wires.
8. The display substrate of claim 1, wherein the auxiliary fill structure comprises a plurality of dummy structures and a plurality of flat layers, an orthographic projection of the plurality of flat layers on the base covering the pixel driving circuit;
the plurality of dummy structures and the first signal trace are located on the same layer; and the plurality of dummy structures are distributed at least in a forward projection area of the first electrode on the substrate;
the orthographic projection of the dummy structure on the substrate is not overlapped with the orthographic projection of the first signal wire on the substrate, and the adjacent first signal wires, the adjacent dummy structure and the first signal wire and the adjacent dummy structure are equally spaced;
the flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer closest to the first electrode, which is close to the first electrode, is a uniform concave-convex surface.
9. The display substrate of claim 1, wherein the auxiliary fill structure comprises a plurality of dummy structures and a plurality of flat layers, an orthographic projection of the plurality of flat layers on the base covering the pixel driving circuit;
The plurality of dummy structures are located between any adjacent two of the planar layers; and the plurality of dummy structures are distributed at least in a forward projection area of the first electrode on the substrate;
the orthographic projections of the dummy structures on the substrate do not overlap with the orthographic projections of the first signal traces on the substrate, and the adjacent orthographic projections of the first signal traces on the substrate, the adjacent orthographic projections of the dummy structures and the first signal traces on the substrate, and the adjacent orthographic projections of the dummy structures on the substrate are equally spaced;
the flat layers are sequentially stacked on one side of the first signal wire, which is far away from the substrate, and the surface of one side of the flat layer closest to the first electrode, which is close to the first electrode, is a uniform concave-convex surface.
10. The display substrate according to claim 8 or 9, wherein the first electrode is a uniform uneven film layer.
11. The display substrate of claim 10, wherein a separation distance between orthographic projections of adjacent first signal traces on the base, between orthographic projections of adjacent dummy structures and first signal traces on the base, and between orthographic projections of adjacent dummy structures on the base is equal to an average linewidth of the plurality of first signal traces, respectively;
The width of the dummy structure along the arrangement direction of the plurality of first signal wires is equal to the average line width of the plurality of first signal wires.
12. The display substrate of any of claims 2-6, 8-9, wherein a thickness of a layer of the planar layer closest to the first signal trace is greater than a thickness of the first signal trace.
13. A display substrate according to claim 3, 6 or 9, wherein the thickness of the dummy structure is less than or equal to the thickness of the first signal trace.
14. A display substrate according to claim 4, 5 or 8, wherein the thickness of the dummy structure is equal to the thickness of the first signal trace.
15. The display substrate of claim 3, 5, 6, 8 or 9, wherein the dummy structure is an insulating material or a conductive material;
the conductive material includes the same conductive material as the first signal trace.
16. The display substrate of claim 4, wherein the dummy structure is an insulating material.
17. The display substrate of claim 1, wherein the pixel driving circuit further comprises a plurality of second signal traces on the same layer on the base; the extending directions of the plurality of second signal wires are the same;
An acute included angle of more than 0 degrees and less than 90 degrees is formed between the extending direction of the second signal wiring and the length direction and the width direction of the strip respectively;
the second signal wire is positioned on one side of the first signal wire, which is close to the substrate;
an insulating layer is further arranged between the second signal wiring and the first signal wiring.
18. The display substrate according to claim 17, wherein an included angle of 40-50 ° is formed between the extending direction of the first signal trace and the length direction and the width direction of the bar shape;
and an included angle of 40-50 degrees is formed between the extending direction of the second signal wiring and the length direction and the width direction of the strip.
19. The display substrate of claim 1, wherein the shape of the first electrode comprises any one of rectangular, diamond, oval, trapezoid.
20. The display substrate of claim 18, wherein the first signal trace comprises a data line or a power line or a gate line;
the second signal wiring comprises a grid line or a data line or a power line.
21. The display substrate of claim 15, wherein the dummy structure is made of a conductive material, and the dummy structure is connected to the first potential signal or the second potential signal;
The first potential signal is greater than the second potential signal; the second potential signal is greater than or equal to a ground potential;
the first potential signal includes a potential of a power supply line.
22. A display panel comprising the display substrate of any one of claims 1-21.
23. The display panel of claim 22, further comprising a pixel defining layer, a light emitting functional layer, and a second electrode;
the pixel limiting layer, the light-emitting functional layer and the second electrode are sequentially stacked on one side, away from the pixel driving circuit, of the first electrode in the display substrate;
the pixel limiting layer is provided with a plurality of openings, the first electrode is partially exposed at the openings, and orthographic projections of the light-emitting functional layer and the second electrode on the pixel driving circuit at least cover the openings.
24. A display device comprising the display panel of any one of claims 22-23.
CN202223050544.8U 2022-11-16 2022-11-16 Display substrate, display panel and display device Active CN218998737U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202223050544.8U CN218998737U (en) 2022-11-16 2022-11-16 Display substrate, display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202223050544.8U CN218998737U (en) 2022-11-16 2022-11-16 Display substrate, display panel and display device

Publications (1)

Publication Number Publication Date
CN218998737U true CN218998737U (en) 2023-05-09

Family

ID=86189173

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202223050544.8U Active CN218998737U (en) 2022-11-16 2022-11-16 Display substrate, display panel and display device

Country Status (1)

Country Link
CN (1) CN218998737U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024103972A1 (en) * 2022-11-16 2024-05-23 京东方科技集团股份有限公司 Display substrate and preparation method therefor, and display panel and display apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2024103972A1 (en) * 2022-11-16 2024-05-23 京东方科技集团股份有限公司 Display substrate and preparation method therefor, and display panel and display apparatus

Similar Documents

Publication Publication Date Title
CN110120463B (en) Display substrate, preparation method thereof and display device
CN110047898B (en) Display substrate, manufacturing method thereof and display device
TWI624096B (en) Organic light-emitting display device and method of manufacturing the same
CN104701345A (en) Organic electroluminescence display device
CN111146215A (en) Array substrate, manufacturing method thereof and display device
CN111930264B (en) Touch display panel and touch display device
CN113964109A (en) Display substrate, preparation method thereof and display device
CN116437712A (en) Array substrate, preparation method thereof and display panel
WO2022237017A1 (en) Display panel, fabrication method therefor, and display apparatus
CN218998737U (en) Display substrate, display panel and display device
CN113921585A (en) Display panel and preparation method thereof
CN110752247A (en) Display panel and preparation method thereof
CN113594213A (en) Display panel and display device
CN110718572A (en) Organic electroluminescent display substrate, preparation method thereof and display device
CN108321305B (en) OLED display panel and display device
CN112151694A (en) Display panel and manufacturing method thereof
CN111415963A (en) Display panel and preparation method thereof
CN115274813A (en) Display panel and electronic device
CN115472655A (en) Display panel, preparation method thereof and display device
CN118055653A (en) Display substrate, preparation method thereof, display panel and display device
CN213042915U (en) Display substrate and display device
US20220310752A1 (en) Display Substrate and Display Apparatus
CN112086487B (en) Display panel and display device
CN112289948B (en) Organic light emitting diode display panel and manufacturing method thereof
CN115311975A (en) Display panel and display device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant