CN218850770U - One-to-many UART communication device - Google Patents
One-to-many UART communication device Download PDFInfo
- Publication number
- CN218850770U CN218850770U CN202222682836.7U CN202222682836U CN218850770U CN 218850770 U CN218850770 U CN 218850770U CN 202222682836 U CN202222682836 U CN 202222682836U CN 218850770 U CN218850770 U CN 218850770U
- Authority
- CN
- China
- Prior art keywords
- gate
- input end
- output end
- output
- logic module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Communication Control (AREA)
Abstract
The utility model relates to the technical field of the Internet of things, and provides a one-to-many UART communication device, which comprises a controller, a first logic module, a second logic module and a plurality of communication devices; the control end of the controller is connected with the input end of the first logic module, the output end of the first logic module is respectively connected with the enabling ends of the plurality of communication devices, the output ends of the plurality of communication devices are respectively connected with the input end of the second logic module, and the output end of the second logic module is connected with the input end of the controller. The first logic module is used for receiving the control signal sent by the controller and selecting the corresponding communication equipment according to the control signal, the second logic module is used for receiving the information data output by the selected communication equipment and transmitting the information data to the controller, and by means of the device, the communication of the plurality of communication equipment can be achieved without adding extra control equipment, communication resources occupied by the equipment which does not need communication are avoided, and therefore operation efficiency is improved, and hardware cost is saved.
Description
[ technical field ] A method for producing a semiconductor device
The utility model relates to a technical field of the thing networking, in particular to UAPT communication device of a pair of many.
[ background of the invention ]
With the vigorous development of the internet of things industry, the functional requirements of internet of things products are gradually increased, in order to meet the market requirements, corresponding functional modules are generally required to be added in the hardware design of the internet of things products, and the communication between the functional modules and the main controller is indispensable, so that the problem that the functional modules occupy too many communication resources inevitably occurs in the hardware design stage.
For the problem, the prior art generally adopts a main controller with more communication resources to meet the design requirement of the product, but the more communication resources mean that the price of the main controller is higher, and the cost of the hardware product is increased. On the other hand, the main controller with more communication resources is often larger in size, so that the difficulty of hardware design and structural design is improved, and even in order to seek space requirements, partial functional reliability and the overall hardware stability of a product are sacrificed.
[ Utility model ] content
The embodiment of the utility model provides a mainly provide a UART communication device of a pair of many, when aiming at solving communication among the prior art technical problem inefficiency, with high costs.
In order to solve the above technical problem, the utility model discloses a technical scheme that embodiment adopted is: the one-to-many UART communication device is characterized by comprising a controller, a first logic module, a second logic module and a plurality of communication devices;
the control end of the controller is connected with the input end of the first logic module, the output end of the first logic module is respectively connected with the enabling ends of the plurality of communication devices, the output ends of the plurality of communication devices are respectively connected with the input end of the second logic module, and the output end of the second logic module is connected with the input end of the controller;
the first logic module is used for receiving a control signal sent by the controller and selecting corresponding communication equipment from the plurality of communication equipment according to the control signal;
the second logic module is used for receiving the information data output by the selected communication equipment and transmitting the information data to the controller.
Optionally, the first logic module includes a first logic unit, a second logic unit, and a third logic unit;
the input end of the first logic unit is connected with the control end of the controller, the output end of the first logic unit is connected with the input end of the second logic unit, the output end of the second logic unit is connected with the input end of the third logic unit, and the output end of the third logic unit is respectively connected with the enabling ends of the plurality of communication devices.
Optionally, the first logic unit includes a first not gate, a second not gate, and a third not gate;
the input ends of the first NOT gate, the second NOT gate and the third NOT gate are respectively connected with the output end of the controller, and the output ends of the first NOT gate, the second NOT gate and the third NOT gate are respectively connected with the second logic unit and the third logic unit.
Optionally, the second logic unit includes a fourth not gate, a fifth not gate, and a sixth not gate;
the input end of the fourth not gate is connected with the output end of the first not gate, the input end of the fifth not gate is connected with the output end of the second not gate, the input end of the sixth not gate is connected with the output end of the third not gate, and the output end of the fourth not gate, the output end of the fifth not gate and the output end of the sixth not gate are connected with the third logic unit respectively.
Optionally, the third logic unit includes a first and gate, a second and gate, a third and gate, a fourth and gate, a fifth and gate, a sixth and gate, a seventh and gate, and an eighth and gate;
the first input end of the first AND gate is respectively connected with the output end of the fourth NOT gate, the third input end of the second AND gate, the third input end of the third AND gate and the second input end of the fourth AND gate, the second input end of the first AND gate is respectively connected with the output end of the second NOT gate, the second input end of the third AND gate, the fourth input end of the fifth AND gate and the fourth input end of the seventh AND gate, the third input end of the first AND gate is respectively connected with the output end of the fifth NOT gate, the second input end of the second AND gate, the third input end of the fifth AND gate and the third input end of the sixth AND gate, the fourth input end of the first AND gate is respectively connected with the first input ends of the second AND gate, the third AND gate, the fourth AND gate, the fifth AND gate, the sixth AND gate, the seventh AND gate and the eighth AND gate, the fourth end of the second and gate is respectively connected with the output end of the third not gate, the fourth input end of the fourth and gate, the fourth input end of the sixth and gate and the fourth input end of the eighth and gate, the fourth input end of the third and gate is respectively connected with the input end of the second not gate, the third input end of the fourth and gate, the third input end of the seventh and gate and the third input end of the eighth and gate, the second end of the fifth and gate is respectively connected with the output end of the first not gate, the second input end of the sixth and gate, the second input end of the seventh and gate and the second input end of the eighth and gate, and the output ends of the first and gate, the second and gate, the third and gate, the fourth and gate, the fifth and gate, the sixth and gate, the seventh and gate and the eighth and gate are respectively connected with the plurality of communication devices.
Optionally, the plurality of communication devices are eight communication devices, the enable ends of the eight communication devices are connected with the output end of the first logic module in a one-to-one manner, and the output ends of the eight communication devices are connected with the input end of the second logic module in a one-to-one manner.
Optionally, the second logic module includes a first nand gate, a second nand gate, a third nand gate, a fourth nand gate, and a fifth nand gate;
the first input end of the first nand gate is connected with the output end of the first communication device, the second input end of the first nand gate is connected with the output end of the second communication device, the first input end of the second nand gate is connected with the output end of the third communication device, the second input end of the second nand gate is connected with the output end of the fourth communication device, the first input end of the third nand gate is connected with the output end of the fifth communication device, the second input end of the fourth nand gate is connected with the output end of the sixth communication device, the first input end of the fourth nand gate is connected with the output end of the seventh communication device, the second input end of the fourth nand gate is connected with the output end of the eighth communication device, the output ends of the first nand gate, the second nand gate, the third nand gate and the fourth nand gate are respectively connected with the input end of the fifth nand gate, and the output end of the fifth nand gate is connected with the input end of the controller.
Optionally, the one-to-many UART communication apparatus further includes a fourth logic unit;
the input end of the fourth logic unit is connected with the input end of the third logic unit, and the output end of the fourth logic unit is respectively connected with the plurality of communication devices.
Optionally, the fourth logic unit includes a seventh not gate, an eighth not gate, a ninth not gate, a tenth not gate, an eleventh not gate, a twelfth not gate, a thirteenth not gate, and a fourteenth not gate;
the input end of the seventh not gate is connected with the output end of the first and gate, the input end of the eighth not gate is connected with the output end of the second and gate, the input end of the ninth not gate is connected with the output end of the third and gate, the input end of the tenth not gate is connected with the output end of the fourth and gate, the input end of the eleventh not gate is connected with the output end of the fifth and gate, the input end of the twelfth not gate is connected with the output end of the sixth and gate, the input end of the thirteenth not gate is connected with the output end of the seventh and gate, the input end of the fourteenth not gate is connected with the output end of the first and gate, and the output ends of the seventh not gate, the eighth not gate, the ninth not gate, the tenth not gate, the eleventh not gate, the twelfth not gate, the thirteenth not gate and the fourteenth not gate are connected with the plurality of communication devices respectively.
Different from the situation of the related art, the utility model provides a one-to-many UART communication device, which mainly comprises a controller, a first logic module, a second logic module and a plurality of communication devices; the controller comprises a controller, a first logic module, a plurality of communication devices, a second logic module and a controller, wherein the controller is connected with the input end of the first logic module, the output end of the first logic module is connected with the enabling ends of the communication devices, the output ends of the communication devices are connected with the input end of the second logic module, and the output end of the second logic module is connected with the input end of the controller. The first logic module is used for receiving the control signal sent by the controller and selecting corresponding communication equipment from the plurality of communication equipment according to the control signal, and the second logic module is used for receiving information data output by the selected communication equipment and transmitting the information data to the controller.
[ description of the drawings ]
One or more embodiments are illustrated in drawings corresponding to, and not limiting to, the embodiments, in which elements having the same reference number designation may be represented as similar elements, unless specifically noted, the drawings in the figures are not to scale.
Fig. 1 is a block diagram illustrating a one-to-many UART communication apparatus according to an embodiment of the present invention;
fig. 2 is a block diagram of a first logic module according to an embodiment of the present invention;
fig. 3 is a circuit diagram of a first logic module provided by an embodiment of the present invention;
fig. 4 is a circuit diagram of a second logic module according to an embodiment of the present invention.
[ detailed description ] embodiments
In order to make the objects, technical solutions and advantages of the present invention more clearly understood, the present invention is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the invention.
It should be noted that, if there is no conflict, the features in the embodiments of the present invention may be combined with each other, and all of them are within the protection scope of the present invention. In addition, although the division of the functional blocks is made in the device diagram, in some cases, it may be divided in blocks different from those in the device diagram.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
Furthermore, the technical features mentioned in the different embodiments of the present invention described below can be combined with each other as long as they do not conflict with each other.
Referring to fig. 1, fig. 1 is a block diagram illustrating a one-to-many UART communication apparatus according to an embodiment of the present invention, as shown in fig. 1, the one-to-many UART communication apparatus 100 includes a controller 11, a first logic module 12, a second logic module 13 and a plurality of communication devices 14, where one communication device 14 is taken as an example in fig. 1. The control end of the controller 11 is connected to the input end of the first logic module 12, the output end of the first logic module 12 is connected to the enable ends of the plurality of communication devices 14, the output ends of the plurality of communication devices 14 are connected to the input end of the second logic module 13, and the output end of the second logic module 13 is connected to the input end of the controller 11.
The first logic module 12 is configured to receive a control signal sent by the controller 11, and select a corresponding communication device 14 from the plurality of communication devices 14 according to the control signal, and the second logic module 13 is configured to receive information data output by the selected communication device 14, and transmit the information data to the controller 11.
In some embodiments, the plurality of communication devices 14 may be 8 communication devices, the output terminals of the first logic module 12 are respectively connected to the enable terminals of the 8 communication devices, and the input terminals of the second logic module 13 are respectively connected to the output terminals of the 8 communication devices. The controller 11 selects one communication device 14 from the 8 communication devices 14 through the first logic module 12, and then transmits information transmitted by the selected communication device 14 to the controller 11 through the second logic module 13, so as to complete communication between the communication device 14 and the controller 11. It should be noted that the controller 11 can only communicate with one communication device 14, and cannot select multiple communication devices 14 to communicate at the same time. It should be noted that the communication device 14 is selected by the high-low level received by the enable terminal, for example, the communication device 14 is selected by the high level of the enable terminal, at this time, when the output terminal of the first logic module 12 connected to the first communication device outputs the high level and the other output terminals output the low level, it is determined that the first communication device 14 is selected, and then the first communication device 14 communicates with the controller 11 through the second logic module 13.
The UART (Universal Asynchronous Receiver Transmitter) refers to a communication mode that after a sender sends data, the Receiver does not need to wait for the data to be sent back, and then sends a next data packet to the Receiver. For example, when the controller 11 selects a first communication device from the plurality of communication devices 14 through the first logic module 12 and receives data sent by the first communication device through the second logic module 12, a second communication device may be selected through the first logic module 12 and data sent by the second communication device may be received.
Specifically, please refer to fig. 2, fig. 2 is a block diagram of a first logic module according to an embodiment of the present invention, and as shown in fig. 2, the first logic module 12 includes a first logic unit 121, a second logic unit 122, and a third logic unit 123. An input end of the first logic unit 121 is connected to a control end of the controller 11, an output end of the first logic unit 121 is connected to an input end of the second logic unit 122 and an input end of the third logic unit 123, an input end of the third logic unit 123 is further connected to an output end of the second logic unit 122, and an output end of the third logic unit 123 is connected to enable ends of the plurality of communication devices 14.
Further, please refer to fig. 3, fig. 3 is a circuit diagram of a first logic module according to an embodiment of the present invention, and as shown in fig. 3, the first logic module 12 includes a first not gate, a second not gate, a third not gate, a fourth not gate, a fifth not gate, a sixth not gate, a first and gate, a second and gate, a third and gate, a fourth and gate, a fifth and gate, a sixth and gate, a seventh and gate, and an eighth and gate. Wherein, A0, A1 and A2 refer to signals input by the controller 11, and Y0 to Y7 refer to signals output by the first logic module 12.
Wherein the first not gate, the second not gate and the third not gate constitute the first logic unit 121. The input ends of the first not gate, the second not gate and the third not gate are respectively connected to the output end of the controller 11, and the output ends of the first not gate, the second not gate and the third not gate are respectively connected to the second logic unit 121 and the third logic unit 123.
The fourth not gate, the fifth not gate and the sixth not gate constitute the second logic unit 122. The input end of the fourth not gate is connected to the output end of the first not gate, the input end of the fifth not gate is connected to the output end of the second not gate, the input end of the sixth not gate is connected to the output end of the third not gate, and the output end of the fourth not gate, the output end of the fifth not gate and the output end of the sixth not gate are connected to the third logic unit 123.
The first and gate, the second and gate, the third and gate, the fourth and gate, the fifth and gate, the sixth and gate, the seventh and gate and the eighth and gate constitute the third logic unit 123, the first input end of the first and gate is respectively connected with the output end of the fourth not gate, the third input end of the second and gate, the third input end of the third and gate and the second input end of the fourth and gate, the second input end of the first and gate is respectively connected with the output end of the second not gate, the second input end of the third and gate, the fourth input end of the fifth and gate and the fourth input end of the seventh and gate, the third input end of the first and gate is respectively connected with the output end of the fifth not gate, the second input end of the second and gate, the third input end of the fifth and gate and the third input end of the sixth and gate, the fourth input end of the first AND gate is respectively connected with the first input ends of the second AND gate, the third AND gate, the fourth AND gate, the fifth AND gate, the sixth AND gate, the seventh AND gate and the eighth AND gate, the fourth end of the second AND gate is respectively connected with the output end of the third NOT gate, the fourth input end of the fourth AND gate, the fourth input end of the sixth AND gate and the fourth input end of the eighth AND gate, the fourth input end of the third AND gate is respectively connected with the input end of the second NOT gate, the third input end of the fourth AND gate, the third input end of the seventh AND gate and the third input end of the eighth AND gate, the second end of the fifth AND gate is respectively connected with the output end of the first NOT gate, the second input end of the sixth AND gate, the second input end of the seventh AND gate and the second input end of the eighth AND gate, and the first AND gate, the second AND gate, the third AND gate, the fourth AND gate, the fifth AND gate, and the output ends of the fifth and gate, the sixth and gate, the seventh and gate and the eighth and gate are respectively connected with the plurality of communication devices 14.
In some embodiments, as shown in fig. 2, the first logic module 12 further includes a fourth logic unit 124, an input end of the fourth logic unit is connected to an input end of the third logic unit, and an output end of the fourth logic unit is connected to the plurality of communication devices, respectively. Further, as shown in fig. 3, the fourth logic unit includes a seventh not gate, an eighth not gate, a ninth not gate, a tenth not gate, an eleventh not gate, a twelfth not gate, a thirteenth not gate, and a fourteenth not gate. The input end of the seventh not gate is connected with the output end of the first and gate, the input end of the eighth not gate is connected with the output end of the second and gate, the input end of the ninth not gate is connected with the output end of the third and gate, the input end of the tenth not gate is connected with the output end of the fourth and gate, the input end of the eleventh not gate is connected with the output end of the fifth and gate, the input end of the twelfth not gate is connected with the output end of the sixth and gate, the input end of the thirteenth not gate is connected with the output end of the seventh and gate, the input end of the fourteenth not gate is connected with the output end of the first and gate, and the output ends of the seventh not gate, the eighth not gate, the ninth not gate, the tenth not gate, the eleventh not gate, the twelfth not gate, the thirteenth not gate and the fourteenth not gate are connected with the plurality of communication devices respectively.
In some embodiments, the input of the first logic module 12 may be a high level and a low level, and then the high level and the low level output corresponding control signals from corresponding output terminals after passing through the first logic module 12, so that the communication device 14 connected thereto communicates with the controller 11 through the second logic module 13. For example, the signals input by the controller 11 are A0, A1 and A2, respectively, and A0, A1 and A2 correspond to 001, respectively, where 0 represents low level and 1 represents high level. The 001 outputs a final signal of 00000001 after passing through the first logic unit 121, the second logic unit 122 and the third logic unit 123, and the obtained signal is 11111110, and then the obtained signal is input to the fourth logic unit 124, and at this time, if the communication device 14 responds at a high level, the eighth communication device 14 communicates with the controller 11. It should be noted that, when the communication device 14 responds with a low bit level, the enable terminal of the communication device 14 is connected to the third logic unit 123.
Referring to fig. 4, fig. 4 is a circuit diagram of a second logic module according to an embodiment of the present invention, and as shown in fig. 4, the second logic module includes a first nand gate, a second nand gate, a third nand gate, a fourth nand gate, and a fifth nand gate. A first input end of the first nand gate is connected to an output end of the first communication device, a second input end of the first nand gate is connected to an output end of the second communication device, a first input end of the second nand gate is connected to an output end of the third communication device, a second input end of the second nand gate is connected to an output end of the fourth communication device, a first input end of the third nand gate is connected to an output end of the fifth communication device, a second input end of the fourth nand gate is connected to an output end of the sixth communication device, a first input end of the fourth nand gate is connected to an output end of the seventh communication device, a second input end of the fourth nand gate is connected to an output end of the eighth communication device, output ends of the first nand gate, the second nand gate, the third nand gate and the fourth nand gate are connected to input ends of the fifth nand gate, and an output end of the fifth nand gate is connected to an input end of the controller 11. It should be noted that, in fig. 4, signals output by the communication device 14 correspond to TX1 to TX8, and the RX is a signal output by the second logic module 13. The controller 11 can obtain the information transmitted by the communication device 14 according to the RX.
In some embodiments, after the communication device 14 is selected by the first logic module 12, the communication device can communicate with the controller 11 through the second logic unit 13. The input and output of the second logic unit 13 are all rectangular wave signals, and the controller 11 can complete communication with the communication device 14 by receiving the rectangular waves.
The embodiment of the utility model provides a one-to-many UART communication device, mainly include controller, first logic module, second logic module and a plurality of communication equipment; the controller comprises a controller, a first logic module, a plurality of communication devices, a second logic module and a plurality of communication devices, wherein the controller is connected with the input end of the first logic module, the output end of the first logic module is connected with the enabling ends of the communication devices, the output ends of the communication devices are connected with the input end of the second logic module, and the output end of the second logic module is connected with the input end of the controller. The first logic module is used for receiving the control signal sent by the controller and selecting corresponding communication equipment from the plurality of communication equipment according to the control signal, and the second logic module is used for receiving information data output by the selected communication equipment and transmitting the information data to the controller.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solution of the present invention, and not to limit the same; within the idea of the invention, also technical features in the above embodiments or in different embodiments can be combined, steps can be implemented in any order, and there are many other variations of the different aspects of the invention as described above, which are not provided in detail for the sake of brevity; although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and the modifications or the substitutions do not make the essence of the corresponding technical solutions depart from the scope of the technical solutions of the embodiments of the present application.
Claims (9)
1. A one-to-many UART communication device is characterized in that the one-to-many UART communication device comprises a controller, a first logic module, a second logic module and a plurality of communication devices;
the control end of the controller is connected with the input end of the first logic module, the output end of the first logic module is respectively connected with the enabling ends of the plurality of communication devices, the output ends of the plurality of communication devices are respectively connected with the input end of the second logic module, and the output end of the second logic module is connected with the input end of the controller;
the first logic module is used for receiving a control signal sent by the controller and selecting corresponding communication equipment from the plurality of communication equipment according to the control signal;
the second logic module is used for receiving the information data output by the selected communication equipment and transmitting the information data to the controller.
2. The one-to-many UART communication apparatus according to claim 1, wherein the first logic module comprises a first logic unit, a second logic unit and a third logic unit;
the input end of the first logic unit is connected with the control end of the controller, the output end of the first logic unit is respectively connected with the input end of the second logic unit and the input end of the third logic unit, the input end of the third logic unit is also connected with the output end of the second logic unit, and the output end of the third logic unit is respectively connected with the enabling ends of the plurality of communication devices.
3. The one-to-many UART communicator of claim 2, wherein the first logic unit comprises a first NOT gate, a second NOT gate and a third NOT gate;
the input ends of the first NOT gate, the second NOT gate and the third NOT gate are respectively connected with the output end of the controller, and the output ends of the first NOT gate, the second NOT gate and the third NOT gate are respectively connected with the second logic unit and the third logic unit.
4. The one-to-many UART communicator according to claim 3, wherein the second logic unit comprises a fourth NOT gate, a fifth NOT gate and a sixth NOT gate;
the input end of the fourth not gate is connected with the output end of the first not gate, the input end of the fifth not gate is connected with the output end of the second not gate, the input end of the sixth not gate is connected with the output end of the third not gate, and the output end of the fourth not gate, the output end of the fifth not gate and the output end of the sixth not gate are connected with the third logic unit respectively.
5. The one-to-many UART communication apparatus according to claim 4, wherein the third logic unit comprises a first AND gate, a second AND gate, a third AND gate, a fourth AND gate, a fifth AND gate, a sixth AND gate, a seventh AND gate and an eighth AND gate;
the first input end of the first AND gate is respectively connected with the output end of the fourth NOT gate, the third input end of the second AND gate, the third input end of the third AND gate and the second input end of the fourth AND gate, the second input end of the first AND gate is respectively connected with the output end of the second NOT gate, the second input end of the third AND gate, the fourth input end of the fifth AND gate and the fourth input end of the seventh AND gate, the third input end of the first AND gate is respectively connected with the output end of the fifth NOT gate, the second input end of the second AND gate, the third input end of the fifth AND gate and the third input end of the sixth AND gate, the fourth input end of the first AND gate is respectively connected with the first input ends of the second AND gate, the third AND gate, the fourth AND gate, the fifth AND gate, the sixth AND gate, the seventh AND gate and the eighth AND gate, the fourth end of the second and gate is respectively connected with the output end of the third not gate, the fourth input end of the fourth and gate, the fourth input end of the sixth and gate and the fourth input end of the eighth and gate, the fourth input end of the third and gate is respectively connected with the input end of the second not gate, the third input end of the fourth and gate, the third input end of the seventh and gate and the third input end of the eighth and gate, the second end of the fifth and gate is respectively connected with the output end of the first not gate, the second input end of the sixth and gate, the second input end of the seventh and gate and the second input end of the eighth and gate, and the output ends of the first and gate, the second and gate, the third and gate, the fourth and gate, the fifth and gate, the sixth and gate, the seventh and gate and the eighth and gate are respectively connected with the plurality of communication devices.
6. The one-to-many UART communication apparatus according to any of claims 1-5, wherein the plurality of communication devices are eight communication devices, the enable terminals of the eight communication devices are connected to the output terminal of the first logic module in a one-to-one manner, and the output terminals of the eight communication devices are connected to the input terminal of the second logic module in a one-to-one manner.
7. The one-to-many UART communication device according to claim 6, wherein the second logic module comprises a first NAND gate, a second NAND gate, a third NAND gate, a fourth NAND gate and a fifth NAND gate;
the first input end of the first NAND gate is connected with the output end of the first communication device, the second input end of the first NAND gate is connected with the output end of the second communication device, the first input end of the second NAND gate is connected with the output end of the third communication device, the second input end of the second NAND gate is connected with the output end of the fourth communication device, the first input end of the third NAND gate is connected with the output end of the fifth communication device, the second input end of the fourth NAND gate is connected with the output end of the sixth communication device, the first input end of the fourth NAND gate is connected with the output end of the seventh communication device, the second input end of the fourth NAND gate is connected with the output end of the eighth communication device, the output ends of the first NAND gate, the second NAND gate, the third NAND gate and the fourth NAND gate are respectively connected with the input end of the fifth NAND gate, and the output end of the fifth NAND gate is connected with the input end of the controller.
8. The one-to-many UART communication apparatus of claim 5, wherein the one-to-many UART communication apparatus further comprises a fourth logic unit;
the input end of the fourth logic unit is connected with the input end of the third logic unit, and the output end of the fourth logic unit is respectively connected with the plurality of communication devices.
9. The one-to-many UART communicator according to claim 8, wherein the fourth logic unit comprises a seventh NOT gate, an eighth NOT gate, a ninth NOT gate, a tenth NOT gate, an eleventh NOT gate, a twelfth NOT gate, a thirteenth NOT gate, and a fourteenth NOT gate;
the input end of the seventh not gate is connected with the output end of the first and gate, the input end of the eighth not gate is connected with the output end of the second and gate, the input end of the ninth not gate is connected with the output end of the third and gate, the input end of the tenth not gate is connected with the output end of the fourth and gate, the input end of the eleventh not gate is connected with the output end of the fifth and gate, the input end of the twelfth not gate is connected with the output end of the sixth and gate, the input end of the thirteenth not gate is connected with the output end of the seventh and gate, the input end of the fourteenth not gate is connected with the output end of the eighth and gate, and the output ends of the seventh not gate, the eighth not gate, the ninth not gate, the tenth not gate, the eleventh not gate, the twelfth not gate, the thirteenth not gate and the fourteenth not gate are connected with the plurality of communication devices respectively.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222682836.7U CN218850770U (en) | 2022-10-11 | 2022-10-11 | One-to-many UART communication device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202222682836.7U CN218850770U (en) | 2022-10-11 | 2022-10-11 | One-to-many UART communication device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN218850770U true CN218850770U (en) | 2023-04-11 |
Family
ID=87282980
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202222682836.7U Active CN218850770U (en) | 2022-10-11 | 2022-10-11 | One-to-many UART communication device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN218850770U (en) |
-
2022
- 2022-10-11 CN CN202222682836.7U patent/CN218850770U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8970248B2 (en) | Sharing hardware resources between D-PHY and N-factorial termination networks | |
| CN106649171B (en) | Single-bus full-duplex data communication method and system | |
| CN101281453B (en) | Memory apparatus cascading method, memory system as well as memory apparatus | |
| US9910420B2 (en) | Expansion module for programmable logic controller using USB communication | |
| CN214225912U (en) | Serial port level internal selection switching equipment and system | |
| CN102799558A (en) | RS422 communication module based on CPCI bus | |
| CN218850770U (en) | One-to-many UART communication device | |
| CN111405534B (en) | Information transmission method, first terminal and computer storage medium | |
| CN107846709B (en) | Wireless communication device and wireless communication method based on LoRa | |
| CN116578528A (en) | Multi-FPGA prototype verification platform hardware architecture of multi-mode hybrid interconnection architecture | |
| CN115905096A (en) | SPI-based data communication system and method | |
| CN202178775U (en) | Multi-path enhanced RS-485 transceiver | |
| CN220208257U (en) | CAN communication device and system | |
| CN214125284U (en) | FPGA + DSP baseband | |
| CN201689889U (en) | Cascade circuit for physical layer of Ethernet | |
| CN102609385B (en) | Electronic equipment system, electronic equipment and connecting device | |
| US7779186B2 (en) | Master-slave card system and method for operating the same | |
| CN214851221U (en) | Development board based on 5G module | |
| CN217821324U (en) | Communication circuit | |
| CN220043437U (en) | Multi-path ARINC-429 bus control system | |
| CN221056929U (en) | Communication system between double FPGAs | |
| CN217509042U (en) | Wireless transmission system | |
| CN219875775U (en) | Bus coupler and host | |
| US10846085B2 (en) | Multi-lane data processing circuit and system | |
| CN116113071B (en) | Data transmission method, main terminal equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |