CN218771385U - Super capacitor charging circuit - Google Patents

Super capacitor charging circuit Download PDF

Info

Publication number
CN218771385U
CN218771385U CN202223369802.9U CN202223369802U CN218771385U CN 218771385 U CN218771385 U CN 218771385U CN 202223369802 U CN202223369802 U CN 202223369802U CN 218771385 U CN218771385 U CN 218771385U
Authority
CN
China
Prior art keywords
capacitor
resistor
circuit
chip
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202223369802.9U
Other languages
Chinese (zh)
Inventor
唐诗杰
罗子轩
高寒进
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuxi Thomas Tang Intelligent Technology Co ltd
Original Assignee
Wuxi Thomas Tang Intelligent Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuxi Thomas Tang Intelligent Technology Co ltd filed Critical Wuxi Thomas Tang Intelligent Technology Co ltd
Priority to CN202223369802.9U priority Critical patent/CN218771385U/en
Application granted granted Critical
Publication of CN218771385U publication Critical patent/CN218771385U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Charge And Discharge Circuits For Batteries Or The Like (AREA)

Abstract

The utility model discloses a super capacitor charging circuit, electric capacity C8 and electric capacity C9 are established ties in the circuit, and diode D6's negative pole, super capacitor voltage, resistance R43 are connected respectively to electric capacity C8's one end, and the other end of electric capacity C8, one end of electric capacity C9 are connected resistance R43's the other end, resistance R44 respectively, and the other end of resistance R4, the other end of electric capacity C9 ground connection respectively; the anode of the diode D6 is connected to the resistor R45, the capacitor C43 and the inductor L4, the other end of the resistor R45 is connected to the FB pins of the resistors R46 and U4, the other end of the resistor R46 is connected to the ground and the resistor R40, the other end of the resistor R40 is connected to the capacitor C41, and the other end of the capacitor C41 is connected to the power input and the EN pin and the VIN pin of the U4. The utility model discloses can accurate control charge cutoff voltage and maximum charging current.

Description

Super capacitor charging circuit
Technical Field
The utility model belongs to the technical field of the circuit, especially, relate to a super capacitor charging circuit.
Background
The super capacitor is an electrochemical element for storing energy through a polarized electrolyte, is a power source which is arranged between a traditional capacitor and a battery and has special performance, and mainly stores electric energy by electric double layers and redox capacitance charges, but does not generate chemical reaction in the energy storage process, and the energy storage process is reversible, so that the super capacitor can be repeatedly charged and discharged.
Intervals exist between peak power pulses in the charging process of the super capacitor, and if the pulse intervals are too far away, the charging efficiency of the super capacitor is not high. The existing super capacitor charging circuit generally uses a linear charging circuit, so that the super capacitor charging efficiency is not high enough, and the charging cut-off voltage and the maximum charging current of the circuit are inconvenient to adjust.
SUMMERY OF THE UTILITY MODEL
In view of this, the utility model provides a super capacitor charging circuit.
The utility model discloses a super capacitor charging circuit, electric capacity C8 and electric capacity C9 are established ties in the circuit, and diode D6's negative pole, super capacitor voltage, resistance R43 are connected respectively to electric capacity C8's one end, and the other end of electric capacity C8, one end of electric capacity C9 are connected resistance R43's the other end, resistance R44 respectively, and the other end of resistance R4, the other end of electric capacity C9 ground connection respectively; the anode of the diode D6 is respectively connected with a resistor R45, a capacitor C43 and an inductor L4, the other end of the resistor R45 is respectively connected with a resistor R46 and an FB pin of the power chip U4, the other end of the resistor R46 is respectively connected with a ground and a resistor R40, the other end of the resistor R40 is connected with a capacitor C41, and the other end of the capacitor C41 is respectively connected with a power input, an EN pin and a VIN pin of the chip U4; the other end of the capacitor C43 is grounded and a GND pin of the chip U4 respectively; the other end of the inductor L4 is connected with a SW pin of the chip U4 and a capacitor C42 respectively, and the other end of the capacitor C42 is connected with a BS pin of the chip U4;
the capacitor C41, the capacitor C42, the capacitor C43, the inductor L4 and the chip U4 form a DC-DC voltage reduction charging circuit, the resistor R43 and the resistor R44 form a balance circuit, the resistor R40, the resistor R45 and the resistor R46 form a voltage and current acquisition feedback circuit, and the diode D6 is an anti-reverse-charging circuit.
Further, the model of the chip U4 is MT2492.
The utility model has the advantages as follows:
the utility model discloses the circuit uses DC-DC step-down charging circuit as super capacitor charging circuit's main part, and the circuit that inductance and electric capacity constitute when charging makes the interval between each pulse of peak power nearer apart, can improve charge efficiency, compares linear charging circuit and can practice thrift charge time and electric energy to accurate control charges cut-off voltage and maximum charging current.
Drawings
Fig. 1 is a schematic circuit diagram of the present invention.
Detailed Description
The following description of the present invention is provided with reference to the accompanying drawings, which are not intended to limit the present invention in any way, and any alterations or replacements made based on the teachings of the present invention are all within the protection scope of the present invention.
The utility model discloses a super capacitor DC-DC step-down charging circuit, voltage electric current gathers feedback circuit, prevents the reverse circuit of irritating, voltage balance circuit.
The voltage and current acquisition feedback circuit acquires the charging voltage and current of the super capacitor and feeds the charging voltage and current back to the DC-DC voltage reduction charging circuit, so that the DC-DC voltage reduction charging circuit outputs proper voltage and current.
The reverse-filling prevention circuit prevents unnecessary loss caused by reverse flowing of electricity in the super capacitor after power failure.
The voltage balancing circuit equalizes the voltage between the super capacitors connected in series.
A capacitor C8 and a capacitor C9 in the super capacitor charging circuit are connected in series, one end of the capacitor C8 is connected with the cathode of the diode D6, the power supply and the resistor R43 respectively, the other end of the capacitor C8 and one end of the capacitor C9 are connected with the other end of the resistor R43 and the resistor R44 respectively, and the other end of the resistor R4 and the other end of the capacitor C9 are grounded respectively; the anode of the diode D6 is respectively connected with a resistor R45, a capacitor C43 and an inductor L4, the other end of the resistor R45 is respectively connected with a resistor R46 and an FB pin of the power chip U4, the other end of the resistor R46 is respectively connected with a ground and a resistor R40, the other end of the resistor R40 is connected with a capacitor C41, and the other end of the capacitor C41 is respectively connected with a power supply, an EN pin and a VIN pin of the chip U4; the other end of the capacitor C43 is grounded and a GND pin of the chip U4 respectively; the other end of the inductor L4 is connected with the SW pin of the chip U4 and the capacitor C42 respectively, and the other end of the capacitor C42 is connected with the BS pin of the chip U4.
Wherein C8 and C9 are two super capacitors connected in series; the capacitor C41, the capacitor C42, the capacitor C43, the inductor L4 and the chip U4 form a DC-DC voltage reduction charging circuit, the resistor R43 and the resistor R44 form a balance circuit, and the variable resistors R40, R45 and R46 are voltage and current acquisition feedback circuits; the resistors R43 and R44 are balance circuits; r40, R45 and R46 are voltage and current acquisition feedback circuits.
Diode D6 is the anti-reverse-charging circuit, VCC and GND are the power supply inputs, and V _ SC and GNDSC are the super capacitor voltage.
The maximum charging current can be adjusted by adjusting the resistance of the R40 resistor:
Imax=0.6V÷R40。
the charge cutoff voltage can be adjusted by adjusting the resistance values of R45 and R46:
Vmax=0.6V×(R45+R46)÷R46。
the utility model has the advantages as follows:
the utility model discloses the circuit uses DC-DC step-down charging circuit as super capacitor charging circuit's main part, and the circuit that inductance and electric capacity constitute when charging makes the interval between each pulse of peak power nearer apart, can improve charge efficiency, compares linear charging circuit and can practice thrift charge time and electric energy to accurate control charges cut-off voltage and maximum charging current.
The word "preferred" is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as "preferred" is not necessarily to be construed as advantageous over other aspects or designs. Rather, use of the word "preferred" is intended to present concepts in a concrete fashion. The term "or" as used in this application is intended to mean an inclusive "or" rather than an exclusive "or". That is, unless specified otherwise or clear from context, "X employs A or B" is intended to include either of the permutations as a matter of course. That is, if X employs A; x is B; or X employs both A and B, then "X employs A or B" is satisfied in any of the foregoing examples.
Also, although the disclosure has been shown and described with respect to one or an implementation, equivalent alterations and modifications will occur to others skilled in the art based upon a reading and understanding of this specification and the annexed drawings. The present disclosure includes all such modifications and alterations, and is limited only by the scope of the appended claims. In particular regard to the various functions performed by the above described components (e.g., elements, etc.), the terms used to describe such components are intended to correspond, unless otherwise indicated, to any component which performs the specified function of the described component (e.g., that is functionally equivalent), even though not structurally equivalent to the disclosed structure which performs the function in the herein illustrated exemplary implementations of the disclosure. In addition, while a particular feature of the disclosure may have been disclosed with respect to only one of several implementations, such feature may be combined with one or other features of the other implementations as may be desired and advantageous for a given or particular application. Furthermore, to the extent that the terms "includes," has, "" contains, "or variants thereof are used in either the detailed description or the claims, such terms are intended to be inclusive in a manner similar to the term" comprising.
The functional units in the embodiments of the present invention may be integrated into one processing module, or each unit may exist physically alone, or a plurality of or more units are integrated into one module.
To sum up, the above embodiment is an implementation manner of the present invention, but the implementation manner of the present invention is not limited by the embodiment, and any other changes, modifications, replacements, combinations, and simplifications made under the spirit and principle of the present invention should be equivalent replacement manners, and all included in the protection scope of the present invention.

Claims (2)

1. A super capacitor charging circuit is characterized in that a capacitor C8 and a capacitor C9 are connected in series in the circuit, one end of the capacitor C8 is connected with the negative electrode of a diode D6, the voltage of a super capacitor and a resistor R43 respectively, the other end of the capacitor C8 and one end of the capacitor C9 are connected with the other end of the resistor R43 and a resistor R44 respectively, and the other end of a resistor R4 and the other end of the capacitor C9 are grounded respectively; the anode of the diode D6 is respectively connected with a resistor R45, a capacitor C43 and an inductor L4, the other end of the resistor R45 is respectively connected with a resistor R46 and an FB pin of the power chip U4, the other end of the resistor R46 is respectively connected with a ground and a resistor R40, the other end of the resistor R40 is connected with a capacitor C41, and the other end of the capacitor C41 is respectively connected with a power input, an EN pin and a VIN pin of the chip U4; the other end of the capacitor C43 is grounded and a GND pin of the chip U4 respectively; the other end of the inductor L4 is connected with a SW pin of the chip U4 and a capacitor C42 respectively, and the other end of the capacitor C42 is connected with a BS pin of the chip U4;
the capacitor C41, the capacitor C42, the capacitor C43, the inductor L4 and the chip U4 form a DC-DC voltage reduction charging circuit, the resistor R43 and the resistor R44 form a balance circuit, the resistor R40, the resistor R45 and the resistor R46 form a voltage and current acquisition feedback circuit, and the diode D6 is an anti-reverse-charging circuit.
2. The supercapacitor charge circuit according to claim 1, wherein the chip U4 is of the type MT2492.
CN202223369802.9U 2022-12-15 2022-12-15 Super capacitor charging circuit Active CN218771385U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202223369802.9U CN218771385U (en) 2022-12-15 2022-12-15 Super capacitor charging circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202223369802.9U CN218771385U (en) 2022-12-15 2022-12-15 Super capacitor charging circuit

Publications (1)

Publication Number Publication Date
CN218771385U true CN218771385U (en) 2023-03-28

Family

ID=85684620

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202223369802.9U Active CN218771385U (en) 2022-12-15 2022-12-15 Super capacitor charging circuit

Country Status (1)

Country Link
CN (1) CN218771385U (en)

Similar Documents

Publication Publication Date Title
CN103269116A (en) Bidirectional Buck transformer-based super capacitor and storage battery hybrid energy storage photovoltaic system
CN108990212A (en) Based on BOOST- reversed polarity BUCK Converter Interleaving Parallel no electrolytic capacitor LED drive power and switching method
CN102969917A (en) Two-way buck-boost direct current (DC) converter applied to energy storage system
CN103633839A (en) Improved Z-source boosting DC (direct current)-DC converter
CN105939108A (en) Switch inductor type quasi-switch voltage-boosting DC-DC converter
CN113328616A (en) Valley filling circuit
CN203883673U (en) Improved Z-source boost DC-DC converter
CN218771385U (en) Super capacitor charging circuit
Monteiro et al. Efficient supercapacitor energy usage in mobile phones
CN205847091U (en) A kind of switched inductors type quasi-boost switching DC DC changer
CN103259295A (en) Portable electronic device with solar charging function
CN209462252U (en) One kind being applied to vehicle-mounted DC/DC converter hard switching lossless absorption circuit
CN105978322A (en) Switch capacitor type high-gain quasi Z source DC-DC converter
CN212726547U (en) Solar supplementary power supply system based on primary battery and composite capacitor
CN210041648U (en) Bidirectional DC/DC circuit for realizing multi-path output by adopting coupling inductor
Dubey et al. Analysis of bi-directional DC-DC buck-boost quadratic converter for energy storage devices
Abinaya et al. Methods of battery charging with buck converter using soft-switching techniques
CN111431262A (en) Solar supplementary power supply system based on primary battery and composite capacitor
CN208424202U (en) A kind of DC-DC power source structure of the positive negative output of the single tube lifting press based on Sepic
CN207442499U (en) A kind of energy-saving electric power system based on super capacitor
CN218976361U (en) Super capacitor charge-discharge control circuit
CN206237307U (en) A kind of battery energy storage system two-way DC converter
CN210985941U (en) Power-down holding circuit of switching power supply and switching power supply
CN102122882B (en) Power factor correcting circuit
CN212572115U (en) Multi-section efficient super capacitor charging and discharging management circuit suitable for TTU

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant