CN216146510U - ESD-resistant FPC structure - Google Patents

ESD-resistant FPC structure Download PDF

Info

Publication number
CN216146510U
CN216146510U CN202121885339.6U CN202121885339U CN216146510U CN 216146510 U CN216146510 U CN 216146510U CN 202121885339 U CN202121885339 U CN 202121885339U CN 216146510 U CN216146510 U CN 216146510U
Authority
CN
China
Prior art keywords
esd
copper
layer
film
fpc
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202121885339.6U
Other languages
Chinese (zh)
Inventor
程胜
彭玉皇
周阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhu Token Sciences Co Ltd
Original Assignee
Wuhu Token Sciences Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhu Token Sciences Co Ltd filed Critical Wuhu Token Sciences Co Ltd
Priority to CN202121885339.6U priority Critical patent/CN216146510U/en
Application granted granted Critical
Publication of CN216146510U publication Critical patent/CN216146510U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

The utility model discloses an ESD (electro-static discharge) -resistant FPC (flexible printed circuit) structure, wherein one surface of a film base material is provided with a circuit layer, the other surface of the film base material is provided with a copper-exposed area, a ground wire of the circuit layer is electrically connected with the copper-exposed area, the copper-exposed area is covered with an anti-oxidation conductive layer, a cover film covers the film base material at the periphery of the anti-oxidation conductive layer, and the cover film and the circuit layer are covered with an EMI (electro-magnetic interference) film. The utility model adopts the gold plating process to strengthen the ESD resistance of the FPC, matches the mainstream manufacturing process of the FPC at present, and finally matches the design and the mass production, thereby improving the ESD resistance of the product and reducing the risk of functional failure of the product.

Description

ESD-resistant FPC structure
Technical Field
The present invention relates to the field of FPC (flexible circuit board) technology.
Background
With the development of electronic device technology, the product models and functions are more and more, and especially, with the development of automobile CID diversification, the electrical performance requirements of the display device are stricter, and external interference signals are more and stronger. Thus, it is necessary to optimize the ESD (electrostatic discharge) resistant design to prevent the external ESD from damaging or even breaking the internal circuit.
Most of the existing anti-ESD schemes adopt a method for blocking ESD, when the ESD is too strong, the line is damaged or even disconnected, and under the condition that the peripheral protection is not complete, the ESD enters a functional area from a gap to damage the line.
Disclosure of Invention
The utility model aims to solve the technical problem of realizing an FPC structure which is convenient to produce and can effectively resist ESD.
In order to achieve the purpose, the utility model adopts the technical scheme that: the utility model provides an anti ESD's FPC structure, one of them face of film substrate is equipped with the circuit layer, and the another side is equipped with the dew copper region, the ground wire and the dew copper region electricity of circuit layer are connected, the dew copper region coats and is stamped anti-oxidation conducting layer, be stamped the cover film on the peripheral film substrate of anti-oxidation conducting layer, cover film and circuit layer coats and is stamped the EMI membrane.
The oxidation-resistant conducting layer is a gold-plated layer.
And the EMI film at the position of the anti-oxidation conductive layer is kept away to expose the anti-oxidation conductive layer.
The thickness of the gold-plated film is less than 1 oz.
The utility model adopts the gold plating process to strengthen the ESD resistance of the FPC, matches the mainstream manufacturing process of the FPC at present, and finally matches the design and the mass production, thereby improving the ESD resistance of the product and reducing the risk of functional failure of the product.
Drawings
The following is a brief description of the contents of each figure in the description of the present invention:
FIG. 1 is a schematic view of an ESD resistant FPC structure;
Detailed Description
The following description of the embodiments with reference to the drawings is provided to describe the embodiments of the present invention, and the embodiments of the present invention, such as the shapes and configurations of the components, the mutual positions and connection relationships of the components, the functions and working principles of the components, the manufacturing processes and the operation and use methods, etc., will be further described in detail to help those skilled in the art to more completely, accurately and deeply understand the inventive concept and technical solutions of the present invention.
The FPC design is mostly the same as the traditional stack, as shown in fig. 1, using a film with copper on both sides as a substrate, chemically etching one side to etch a required wiring layer, chemically etching the other side to etch a copper-exposed area, and connecting the copper to a ground line on the back side. In order to prevent the copper-exposed portion from being oxidized, gold is further plated on the copper-exposed portion to form an oxidation-resistant conductive layer, so as to prevent the metal from being oxidized. The oxidation-resistant conductive layer is preferably a gold-plated layer.
And then attaching a coverage layer on the film substrate around the oxidation-resistant conductive layer to protect the copper layer, but the coverage needs to keep away the copper-exposed gold-plated area to prevent the coverage from causing failure. And finally, pasting the EMI film on the two sides, wherein the EMI film needs to avoid a copper-exposed gold-plated area, and then performing the final inspection work.
The thickness of each layer of material of the FPC design is conventional, and the thickness of gold plating needs to be less than 1oz, so that the bending area of the FPC is prevented from being too thick and hard, and the FPC is difficult to bend or breaks after bending. The idea of the copper exposure and gold plating of the ESD resistant FPC structure is to guide the ESD, but not isolate the ESD, and the ESD flows to the ground only by integral electric conduction through the sequence that the ESD is guided to the ground after the whole machine is grounded.
The utility model adopts the static guiding mode to guide the ESD to the ground through the ground wire, thereby avoiding the damage of the ESD to the function of the product. However, the conventional exposed copper is oxidized after a long time, and the effect is lost, so that gold plating is needed to ensure strong oxidation resistance of the exposed metal part. In combination with the design of the whole FPC, the gold-plated part is connected to the ground wire of the peripheral ground conducting of the FPC, and finally the ground wire is guided to the ground by connecting the grounding part of the client main board, so that the function of the product is prevented from being damaged by ESD.
The utility model has been described above with reference to the accompanying drawings, it is obvious that the utility model is not limited to the specific implementation in the above-described manner, and it is within the scope of the utility model to apply the inventive concept and solution to other applications without substantial modification.

Claims (4)

1. The utility model provides an anti ESD's FPC structure, the film substrate wherein one side is equipped with the circuit layer, and the another side is equipped with and exposes the copper region, the ground wire on circuit layer is connected its characterized in that with exposing the copper regional electricity: and an anti-oxidation conducting layer covers the copper-exposed area, a cover film covers the film base material at the periphery of the anti-oxidation conducting layer, and an EMI film covers the cover film and the circuit layer.
2. The ESD resistant FPC structure of claim 1, wherein: the oxidation-resistant conducting layer is a gold-plated layer.
3. The ESD resistant FPC structure of claim 2, wherein: and the EMI film at the position of the anti-oxidation conductive layer is kept away to expose the anti-oxidation conductive layer.
4. The ESD resistant FPC structure of claim 2 or 3, wherein: the thickness of the gold-plated layer is less than 1 oz.
CN202121885339.6U 2021-08-12 2021-08-12 ESD-resistant FPC structure Active CN216146510U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202121885339.6U CN216146510U (en) 2021-08-12 2021-08-12 ESD-resistant FPC structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202121885339.6U CN216146510U (en) 2021-08-12 2021-08-12 ESD-resistant FPC structure

Publications (1)

Publication Number Publication Date
CN216146510U true CN216146510U (en) 2022-03-29

Family

ID=80805781

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202121885339.6U Active CN216146510U (en) 2021-08-12 2021-08-12 ESD-resistant FPC structure

Country Status (1)

Country Link
CN (1) CN216146510U (en)

Similar Documents

Publication Publication Date Title
CN100591197C (en) Method for preparing hierarchical and grading gold finger plate using method of selecting wet film
CN106605454B (en) Multi-layer flexible printed circuit board and its manufacturing method
CN109818133B (en) Terminal device and preparation method of terminal device
CN107683011A (en) Preparation method, flexible PCB and the mobile terminal of flexible PCB
US9686869B2 (en) Printed circuit board and method of manufacturing printed circuit board
CN216146510U (en) ESD-resistant FPC structure
CN102131340B (en) The manufacture method of flexible printed wiring board, flexible printed wiring board, there is the electronic equipment of flexible printed wiring board
CN110010597A (en) Chip-packaging structure and its packaging method
CN105939571A (en) Wiring printed circuit board and method of manufacturing the same
CN103025057A (en) Wiring substrate and method of manufacturing the same
TW200532811A (en) Method for fabricating a packaging substrate
CN108366492B (en) leadless electroplating method based on finger connection position pre-enlargement
CN105489504B (en) A kind of production method of package substrate
CN107770957B (en) Flexible line way board module and display device
CN113170578A (en) Wired circuit board and method for manufacturing same
CN114489396B (en) Conductive electrode and preparation method and application thereof
CN114698256A (en) Manufacturing method of circuit board, circuit board and electronic device
CN103929900A (en) Manufacturing method for disconnected golden finger
JP2002223046A (en) Flexible board with shield
CN112135429A (en) Metal etch-back process for circuit board and circuit board processed by metal etch-back
CN202269098U (en) Circuit board processing structure with long and short goldfingers
CN210381508U (en) Circuit board processed by metal back etching
CN210008005U (en) Flexible circuit board and mobile terminal
CN110866516B (en) Electronic device
CN112533351B (en) Circuit board and manufacturing method thereof

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant