CN212965280U - Test platform suitable for chip test system - Google Patents
Test platform suitable for chip test system Download PDFInfo
- Publication number
- CN212965280U CN212965280U CN202021133189.9U CN202021133189U CN212965280U CN 212965280 U CN212965280 U CN 212965280U CN 202021133189 U CN202021133189 U CN 202021133189U CN 212965280 U CN212965280 U CN 212965280U
- Authority
- CN
- China
- Prior art keywords
- test
- chip
- circuit
- electrically connected
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 142
- 239000000523 sample Substances 0.000 claims abstract description 15
- 230000003321 amplification Effects 0.000 claims description 14
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 14
- 238000010438 heat treatment Methods 0.000 claims description 9
- 239000003990 capacitor Substances 0.000 claims description 3
- 238000005259 measurement Methods 0.000 description 11
- 238000001179 sorption measurement Methods 0.000 description 8
- 238000000034 method Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 238000010586 diagram Methods 0.000 description 6
- 238000004804 winding Methods 0.000 description 6
- 238000005457 optimization Methods 0.000 description 5
- 230000001413 cellular effect Effects 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 3
- 239000011810 insulating material Substances 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 210000003437 trachea Anatomy 0.000 description 1
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The utility model discloses a test platform suitable for chip test system, include: the chip bearing platform is provided with a chip to be tested; at least one test seat arranged on the wafer bearing table; the adapter plate is electrically connected with the test seat and the test circuit; after the chip to be tested acts according to the driving signal, the test base is electrically connected to the chip to be tested through a probe or a bonding wire, and the test circuit collects and measures electrical performance parameters of the chip to be tested through the adapter plate.
Description
Technical Field
The utility model belongs to the technical field of semiconductor device tests, specifically speaking, in particular to test platform suitable for chip test system.
Background
The inside of a chip of a semiconductor device is of a multi-cell parallel structure, the existing test platform usually tests the chip after the chip is connected to a tube shell in a pressing mode or packaged, the cathode and the anode of each cell are connected to the same electrode and connected with an external circuit, and the total voltage and current characteristics of all the cells are obtained through testing. However, due to the non-uniformity of the process and the asymmetry of the package, the current between different cells is not uniformly distributed, and the influence of the longitudinal structure and the transverse distribution of the cells on the external characteristics are mutually coupled, so that the internal mechanism of the cells in failure cannot be accurately judged.
Therefore, it is desirable to develop a testing platform suitable for a chip testing system that overcomes the above-mentioned drawbacks.
SUMMERY OF THE UTILITY MODEL
To the above problem, the utility model provides a test platform suitable for chip test system, wherein, include:
the chip bearing platform is provided with a chip to be tested;
at least one test seat arranged on the wafer bearing table;
the adapter plate is electrically connected with the test seat and the test circuit;
after the chip to be tested acts according to the driving signal, the test base is electrically connected to the chip to be tested through a probe or a bonding wire, and the test circuit collects and measures electrical performance parameters of the chip to be tested through the adapter plate.
The above test platform, wherein the wafer stage comprises:
a lower platen;
the upper bedplate is arranged on the lower bedplate through at least one supporting piece;
and the sheet bearing unit is arranged on the lower bedplate and is positioned between the upper bedplate and the lower bedplate.
The above-mentioned test platform, wherein, the piece supporting unit includes:
the base is arranged on the lower bedplate;
the inner bearing sheet unit is arranged on the base;
the outer bearing sheet unit is arranged on the inner bearing sheet unit;
the heating unit comprises a first part and a second part, the second part is arranged on the first part through a connecting piece, a gap is formed between the first part and the second part, and the heating unit is arranged in the gap.
In the above test platform, a groove is formed at the top of the second portion.
In the above test platform, at least one adsorption hole is formed in the center of the second portion, and the adsorption hole is connected to the air pump through an air pipe.
The above-mentioned test platform, wherein, still include:
the image acquisition unit is used for acquiring the image information of the chip to be detected in real time;
and the image display unit is electrically connected to the image acquisition unit and receives and displays the image information.
The test platform further comprises a driving board electrically connected to the chip to be tested, and the driving board outputs the driving signal.
In the above test platform, the chip to be tested includes at least one cell, and the interposer includes:
the circuit adjusting module is electrically connected to the cells in a one-to-one correspondence manner and used for adjusting the connection mode of the cells and the test circuit;
the current amplification module is electrically connected with the circuit adjustment module in a one-to-one correspondence mode, the current amplification module is also electrically connected with the test circuit, and the test circuit correspondingly acquires and acquires the electrical performance parameters of the cells through the circuit adjustment module and the current amplification module.
In the above test platform, the current amplification module is a coil, one end of the coil is electrically connected to the circuit adjustment module, the other end of the coil is electrically connected to the test circuit, and the coils are arranged on the adapter plate in two layers.
In the above test platform, the circuit adjusting module is one or a combination of a capacitor, a resistor and an inductor.
To sum up, the utility model discloses lie in for its efficiency of prior art, the utility model discloses a test platform can realize the test of the cell rank of the parallelly connected structure chip of polycell, single or a plurality of cells in can the direct test chip. The optimization of the chip with the parallel structure of the units can be carried out from two angles, namely the doping and the structure optimization of a single unit cell and the transverse distribution optimization of the unit cells on the whole chip. And the cellular level test is not limited by packaging any more, and the longitudinal structural characteristics and the transverse distribution characteristics of the cellular can be decoupled, so that the test result has more direct guiding significance for chip optimization.
The adapter plate and the drive plate are integrated on the platform, the structures such as the wafer bearing table and the test seat are combined, chip cells are connected with an external test circuit conveniently, the whole external test circuit can be arranged between the upper bedplate and the lower bedplate, and overall stray parameters are reduced. Meanwhile, the circuit adjusting module in the adapter plate can flexibly adjust part of the test circuit, and the wiring structure of the winding also solves the problem of small current measurement in the cell test, so that the platform is very suitable for the cell level test of the chip, and the applicability of the platform is enhanced.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by the practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a schematic structural view of the test platform of the present invention;
FIG. 2 is a schematic structural view of a wafer stage;
FIG. 3 is a schematic structural view of a second portion of the stage;
FIG. 4 is a schematic diagram of the connection of the interposer with the cells;
fig. 5 is a schematic structural diagram of patch panel wiring.
Wherein the reference numerals are;
a wafer bearing platform: 1;
a lower platen: 11;
an upper bedplate: 12;
a sheet bearing unit: 13;
a support member: 14;
base: 131;
inner support sheet unit: 132;
a first part: 1321;
a second part: 1322;
an outer support sheet unit: 133;
a heating unit: 134;
a test seat: 2;
an adapter plate: 3;
a circuit adjusting module: 31;
a current amplification module: 32, a first step of removing the first layer;
a driving plate: 4;
groove: n;
adsorption holes: k;
a trachea G;
nut: LM;
stud bolt: LZ;
screw hole: LK;
measuring holes: CK;
an image acquisition unit: 5;
an image display unit: 6;
the test circuit comprises: and T.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the embodiments of the present invention are clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
As used herein, the terms "comprising," "including," "having," "containing," and the like are open-ended terms that mean including, but not limited to.
References to "a plurality" herein include "two" and "more than two".
Referring to fig. 1, fig. 1 is a schematic structural diagram of the testing platform of the present invention. As shown in fig. 1, the utility model discloses a test platform suitable for chip test system includes: the test device comprises a wafer bearing table 1, at least one test seat 2 and an adapter plate 3; a chip to be tested is arranged on the wafer bearing table 1; at least one test seat 2 is arranged on the wafer bearing table 1; the adapter plate 3 is electrically connected to the test base 2 and the test circuit T; after the chip to be tested acts according to the driving signal, the test base 2 is electrically connected to the chip to be tested through a probe or a bonding wire, and the test circuit T acquires electrical performance parameters of the chip to be tested through the adapter plate. In this embodiment, the wafer bearing table 1 is used for placing a chip to be tested, a driving board 4 and an interposer 3, a single or a plurality of unit cells on the chip to be tested can be connected to the interposer 3 through a probe or a bonding wire, and then a lead of the interposer 3 is connected to the test circuit T.
The adapter plate 3 plays a role in connecting a chip to be tested and the test circuit T, when the multi-cell test is carried out, the electrodes of the plurality of cells can be respectively led out of the adapter plate 3, and then the test circuit T is accessed from the adapter plate, so that the current of each cell can be independently measured. Meanwhile, the testing circuit can be flexibly adjusted by changing the components connected on the adapter plate, for example, when multi-cell measurement is carried out, unbalanced inductance and resistance are added into a loop, and the process that actual current is not uniformly distributed is simulated. In addition, the adapter plate also has a signal transmission function, and can measure the potential and the current passing through each node of the adapter plate and output the measurement result.
The utility model discloses an in the embodiment, test seat 2 is the probe seat, and the probe seat adsorbs 12 on last platen, can the nimble probe position of adjusting of multidimension degree, adopts the probe mode to connect, and the probe seat is used for fixed probe to exert pressure for the needle point when probe contact electrode, guarantee the contact of needle point and electrode.
Referring to fig. 2 and 3, fig. 2 is a schematic structural view of a wafer stage, and fig. 3 is a schematic structural view of a second portion of the wafer stage. As shown in fig. 2 and 3, the stage 1 includes: a lower platen 11, an upper platen 12, and a sheet holding unit 13; the upper bedplate 12 is arranged on the lower bedplate 11 through at least one supporting piece 14; the support unit 13 is mounted on the lower platen 11 and is located between the upper platen 12 and the lower platen 11.
It should be noted that, in this embodiment, in order to reduce the influence of the test platform on the test circuit, it is necessary to reduce the stray inductance of the commutation loop as much as possible, so that the chip bearing unit 13 and the interposer 3 are preferably concentrated between the upper and lower platens, so that the chip to be tested and the interposer are concentrated between the upper and lower platens, the overall loop area is reduced, and the loop stray inductance can be reduced by the compact arrangement.
In another embodiment of the utility model, test platform includes drive plate 4, drive plate 4 electric connection in the chip that awaits measuring, drive plate 4 output drive signal, the utility model discloses a test platform also can will hold piece unit 13, drive plate 4 and keysets 3 and concentrate between upper and lower platen to further reduce whole loop area, compact arrange can reduce the stray inductance of return circuit.
Further, the sheet bearing unit 13 includes: a base 131, an inner sheet holding unit 132, an outer sheet holding unit 133, and a heating unit 134; the base 131 is installed on the lower platen 11, wherein in this embodiment, the base 131 is used to connect the inner and outer supporting units with the lower platen 11, and the material is an insulating material; the inner supporting sheet unit 132 is installed on the base 131; the outer sheet bearing unit 133 is mounted on the inner sheet bearing unit 132; the inner support plate unit 132 includes a first portion 1321 and a second portion 1322, the second portion 1322 is mounted on the first portion 1321 through a connecting member 135, a gap is formed between the first portion 1321 and the second portion 1322, the heating unit 134 is disposed in the gap, the first portion 1321 and the second portion 1322 are equipotential, the first portion 1321 and the second portion 1322 are made of a metal conductive material, and the heating unit 134 is used for heating a chip to be tested, so that the test platform can perform an experimental test at different temperatures.
Furthermore, a groove n is formed in the top of the second portion 1322, wherein the top of the upper half portion is used for placing a chip, and the second portion is compatible with chips to be tested of four inches and six inches through the design of the groove; the first part is connected with the base and the outer sheet bearing unit, a stud LZ is arranged on the first part 1321, and the potential of the sheet bearing table can be led out through the stud LZ.
In this embodiment, the center of the second portion 1322 is provided with at least one adsorption hole K, the adsorption hole K is connected to the air pump through the air tube G, specifically, the center of the second portion 1322 is provided with a vacuum adsorption hole, and when a chip is placed on the adsorption hole K, the vacuum adsorption hole is connected to the air pump through the air tube G, so that the anode metal layer of the chip to be tested is in close contact with the inner support unit, and an equipotential is maintained.
In addition, the outer support piece unit 133 and the second portion 1322 are fixedly connected by a nut LM, and the material is an insulating material. The top of the outer support sheet unit 133 is provided with a screw hole LK matched with the drive plate and the adapter plate for fixing the drive plate 4 and the adapter plate 3.
Still further, the test platform further comprises: the chip testing device comprises an image acquisition unit 5 and an image display unit 6, wherein the image acquisition unit 5 acquires image information of the chip to be tested in real time; the image display unit 6 is electrically connected to the image acquisition unit 5, and the image display unit 6 receives and displays the image information.
Specifically, in the present embodiment, the image capturing unit 5 is a microscope, the image display unit 6 is a display, and the microscope and the display are required to ensure the accuracy of the connection between the probe or the bonding wire and the cell electrode. The display can also be used for observing the surface state of the chip to be tested in the experimental process.
Referring to fig. 4 and 5, fig. 4 is a schematic view illustrating connection between the interposer and the unit cell; fig. 5 is a schematic structural diagram of patch panel wiring. As shown in fig. 4 and 5, the chip to be tested includes at least one cell, and the interposer 3 includes: at least one circuit adjusting module 31 and at least one current amplifying module 32, wherein the at least one circuit adjusting module 31 is electrically connected to the cells in a one-to-one correspondence manner, and the circuit adjusting module 31 is used for adjusting a connection manner between the cells and the test circuit T; the at least one current amplification module 32 is electrically connected to the circuit adjustment module 31 in a one-to-one correspondence manner, the current amplification module 32 is further electrically connected to the test circuit T, and the test circuit T correspondingly acquires and acquires electrical performance parameters of the cells through the circuit adjustment module 31 and the current amplification module 32.
The current amplifying module 31 is a coil, one end of the coil is electrically connected to the circuit adjusting module, the other end of the coil is electrically connected to the test circuit, the coil is arranged on the interposer in two layers, a dotted line portion and a solid line portion in fig. 5 form the coil, and the dotted line portion and the solid line portion respectively represent that the two portions are in different layers. In the loop, the current amplification module does not have an amplification effect on the current, but in the test process, the current measurement result is several times of the actual value, the measurement of the small current is realized, the influence of noise in the test process is reduced, and the accuracy of the test result is improved.
The circuit adjusting module 32 is one or a combination of a conductive line, a capacitor, a resistor, and an inductor.
The current measuring function in the interposer is described in further detail.
When testing, it is often necessary to test external characteristics of the tested chip, such as anode-cathode voltage, anode-cathode current, gate current, and gate voltage. It is required to specially say that the current measurement is performed, the test system is used for the cellular level test, the voltage measurement is not much different from the ordinary test, but because the device is of a multi-cellular parallel structure, the loop current is small during the cellular test, and is usually only in the magnitude of several amperes to dozens of amperes. The current measurement can adopt the modes of a Rogowski coil, a Hall sensor, a shunt resistor and the like, the shunt resistor has quick response, but a resistor needs to be connected into a circuit, and the measured waveform is inevitably influenced when the high-frequency current is detected. The response speed of the Rogowski coil can basically meet the test requirement of a semiconductor device, the Rogowski coil is suitable for measuring high-frequency current signals, but the error is large when small current is measured, and interference signals are introduced.
In order to solve the current measurement problem, a structure of winding wiring can be added in the adapter plate. This structure is described in detail with the embodiment shown in fig. 5. In fig. 5, a schematic wiring diagram of the current measurement portion of the interposer is shown, the cathode and gate of the chip are led out to the interposer through bonding wires or probes, and the wires are designed to be wound in the interposer, one end of the wires is connected to the chip, and the other end of the wires is connected to the main circuit. During actual test, the Rogowski coil penetrates through the measuring hole CK, so that 5 times of actual current can be measured, the measuring result is more accurate, and the influence of interference signals is reduced. Of course, the number of turns of the winding wire can be determined according to the actual test current, and the number of turns in the embodiment is suitable for the actual current in the order of 10 amperes or so.
The adapter plate has the following three functions:
1. the chip is electrically connected with the test circuit;
2. the test circuit can be flexibly adjusted by changing the components connected on the adapter plate;
3. a small current measuring function is added through a winding wiring structure;
the function of the adapter plate is described in detail by using a block diagram showing the connection relationship among the chip, the adapter plate and the test circuit when multiple cells are connected in parallel.
The adapter plate comprises a circuit adjusting module and a current amplifying module which are connected in series, one side of the adapter plate is connected with the cells on the chip through a cell connecting port, and the other side of the adapter plate is connected with the test circuit.
The current amplifying module has no special element, only a structure of winding wiring is added, the structure can be regarded as a conducting wire in a circuit, namely the circuit adjusting module is actually equivalent to direct short circuit connection with a test circuit. The circuit adjusting module can be connected with different parameters of capacitance, resistance or inductance, and particularly, the circuit adjusting module is connected with resistance and inductance elements generally. If the circuit adjusting module is not connected with the component, namely two ends are directly short-circuited, the short-circuit connection between the chip and the test circuit is realized; if the circuit adjusting module is connected with components, and the parameters of the components of each adjusting module are the same, the module simulates the stray parameters of a tube shell and a loop under the balance condition; if the parameters of the components accessed by each circuit adjusting module are different, different stray parameters when each cell is led out due to different positions on a chip under the unbalanced condition are simulated. Each cell connecting port is provided with a circuit adjusting module and a current amplifying module, and the number of the cell connecting ports is not limited to 2.
The following description of the embodiment of the present invention is provided for the following steps:
take the turn-on and turn-off test of the GCT chip as an example. First, the cell and the test circuit are connected well, the probe surface contact state can be observed with a microscope, and the circuit connection state can be checked with a device such as a multimeter. Then the driving board is powered on, so that the chip is in a stable initial state. If all the signals are normal after the drive is powered on, the test circuit starts to be powered on, then the drive board outputs a switching-on signal and a switching-off signal to control the GCT chip to be switched on and switched off after being switched on for a period of time. In the test process, the Rogowski coil can be used for measuring the current of each unit cell through the measuring hole of the adapter plate, and meanwhile, other measuring equipment can be used for measuring parameters such as anode voltage, gate voltage and the like, and the parameters are input into an oscilloscope for observation. In the test process, the change of the surface state of the tested cell can be recorded through a microscope and a display suite. And finally, powering down the main loop to drive the power down, and finishing the test.
To sum up, the utility model discloses a test platform can realize the test of the cell level of the parallelly connected structure chip of polycell for the test of cell level no longer receives the restriction of encapsulation, can be with the decoupling zero of the vertical structural feature of cell and transverse distribution characteristic, thereby makes the test result have more direct guiding meaning to the chip optimization. Meanwhile, the platform integrates the adapter plate and the driving plate, and is combined with the structures such as the wafer bearing table and the test seat, so that the connection between the chip cells and an external test circuit is very convenient, the whole external test circuit can be arranged between the upper platen and the lower platen, and the whole stray parameters are reduced. In addition, the circuit adjusting module in the adapter plate can flexibly adjust part of the test circuit, and the wiring structure of the winding also solves the problem of small current measurement in the cell test, so that the platform is very suitable for the cell level test of the chip, and the applicability of the platform is enhanced.
Although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications and substitutions do not depart from the spirit and scope of the present invention in its corresponding aspects.
Claims (10)
1. A test platform adapted for use in a chip test system, comprising:
the chip bearing platform is provided with a chip to be tested;
at least one test seat arranged on the wafer bearing table;
the adapter plate is electrically connected with the test seat and the test circuit;
after the chip to be tested acts according to the driving signal, the test base is electrically connected to the chip to be tested through a probe or a bonding wire, and the test circuit collects and measures electrical performance parameters of the chip to be tested through the adapter plate.
2. The test platform adapted for use in a chip testing system of claim 1, wherein said stage comprises:
a lower platen;
the upper bedplate is arranged on the lower bedplate through at least one supporting piece;
and the sheet bearing unit is arranged on the lower bedplate and is positioned between the upper bedplate and the lower bedplate.
3. The test platform adapted for use in a chip testing system of claim 2, wherein said blade unit comprises:
the base is arranged on the lower bedplate;
the inner bearing sheet unit is arranged on the base;
the outer bearing sheet unit is arranged on the inner bearing sheet unit;
the heating unit comprises a first part and a second part, the second part is arranged on the first part through a connecting piece, a gap is formed between the first part and the second part, and the heating unit is arranged in the gap.
4. The test platform adapted for use in a chip testing system of claim 3, wherein a top of said second portion has a recess formed therein.
5. The testing platform of claim 3, wherein the second portion has at least one suction hole formed at a center thereof, and the suction hole is connected to an air pump through an air tube.
6. The test platform adapted for use in a chip test system according to any of claims 1-5, further comprising:
the image acquisition unit is used for acquiring the image information of the chip to be detected in real time;
and the image display unit is electrically connected to the image acquisition unit and receives and displays the image information.
7. The test platform suitable for the chip test system as claimed in any one of claims 1 to 5, further comprising a driving board electrically connected to the chip under test, wherein the driving board outputs the driving signal.
8. The test platform of any one of claims 1-5, wherein the chip under test comprises at least one cell, and the interposer comprises:
the circuit adjusting module is electrically connected to the cells in a one-to-one correspondence manner and used for adjusting the connection mode of the cells and the test circuit;
the current amplification module is electrically connected with the circuit adjustment module in a one-to-one correspondence mode, the current amplification module is also electrically connected with the test circuit, and the test circuit correspondingly acquires and acquires the electrical performance parameters of the cells through the circuit adjustment module and the current amplification module.
9. The test platform of claim 8, wherein the current amplification module is a coil, one end of the coil is electrically connected to the circuit adjustment module, the other end of the coil is electrically connected to the test circuit, and the coil is disposed on the interposer in two layers.
10. The testing platform of claim 8, wherein the circuit adjustment module is one or a combination of a capacitor, a resistor and an inductor.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202021133189.9U CN212965280U (en) | 2020-06-18 | 2020-06-18 | Test platform suitable for chip test system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202021133189.9U CN212965280U (en) | 2020-06-18 | 2020-06-18 | Test platform suitable for chip test system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN212965280U true CN212965280U (en) | 2021-04-13 |
Family
ID=75388058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202021133189.9U Active CN212965280U (en) | 2020-06-18 | 2020-06-18 | Test platform suitable for chip test system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN212965280U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117590203A (en) * | 2024-01-18 | 2024-02-23 | 宁波吉品科技有限公司 | Chip radio frequency test platform |
-
2020
- 2020-06-18 CN CN202021133189.9U patent/CN212965280U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117590203A (en) * | 2024-01-18 | 2024-02-23 | 宁波吉品科技有限公司 | Chip radio frequency test platform |
| CN117590203B (en) * | 2024-01-18 | 2024-04-19 | 宁波吉品科技有限公司 | Chip radio frequency test platform |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2546668B1 (en) | Probe apparatus | |
| JP5947647B2 (en) | Probe card and inspection device | |
| US8159245B2 (en) | Holding member for inspection, inspection device and inspecting method | |
| CN111736058B (en) | Test platform suitable for chip test system | |
| CN101231322B (en) | Test connection method for integrated circuit open circuit/ short-circuit | |
| CN103852707B (en) | A kind of power semiconductor chip test fixture | |
| CN212965280U (en) | Test platform suitable for chip test system | |
| TW201534945A (en) | Inspection system for device to be tested, and method for operating inspection system for device to be tested | |
| CN117517914A (en) | Back drain MOSFET wafer dynamic parameter test structure and method | |
| CN212693958U (en) | Hall chip aging testing device | |
| US7355431B2 (en) | Test arrangement including anisotropic conductive film for testing power module | |
| CN214427506U (en) | PCB level current sensor | |
| US11467204B2 (en) | Testing an integrated capacitor | |
| CN215768668U (en) | SMD surface mount device testing clamp | |
| CN114076860B (en) | Voltage detection device for half-bridge type power module | |
| KR20110045406A (en) | Capacitor bank and test apparatus for testing power semiconductor module thereof | |
| CN203037746U (en) | Testing device for two-unit 73 mm power device module capacitance | |
| CN221303459U (en) | Electrical parameter test circuit and test fixture of nonstandard packaging DC-DC converter | |
| CN217385596U (en) | Multichannel IGBT dynamic test anchor clamps | |
| JP2006170700A (en) | Probe calibration jig, probe card with probe calibration jig and semiconductor wafer measurement device | |
| CN113805023A (en) | Crimping type power semiconductor device and temperature distribution measuring system thereof | |
| CN100582798C (en) | Test arrangement including anisotropic conductive film for testing power module | |
| US12094789B2 (en) | Analog sense points for measuring circuit die | |
| CN107656099A (en) | A kind of pressure fixture for crimp type semiconductor chip electrical characteristics test | |
| CN218865966U (en) | Device fixture device for testing transient photocurrent photovoltage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |