CN211928576U

CN211928576U - Universal conversion isolation circuit adaptive to MCU emulators of various models

Info

Publication number: CN211928576U
Application number: CN202020473386.9U
Authority: CN
Inventors: 王广春
Original assignee: Shiqiang Xianjin Shenzhen Technology Co ltd
Current assignee: Shiqiang Xianjin Shenzhen Technology Co ltd
Priority date: 2020-04-03
Filing date: 2020-04-03
Publication date: 2020-11-13
Anticipated expiration: 2030-04-03

Abstract

The utility model relates to a general conversion isolation circuit of multiple model MCU emulation ware of adaptation. This general conversion isolation circuit includes first conversion isolation circuit, second conversion isolation circuit and third conversion isolation circuit in, and first conversion isolation circuit includes: the device comprises a first simulator interface, a combination switch, a first isolation chip set and a first chip interface; the second conversion isolation circuit includes: the second simulator interface, the second isolation chipset and the second chip interface; the third conversion isolation circuit includes: a third emulator interface, a third isolation chipset, and a third chip interface. The utility model discloses use and hold the coupling and keep apart the chip, solved when emulation debugging commercial power supply or high voltage power supply product, because the damage problem of emulator, target product PC even that voltage breakdown arouses. And the simulation interface is simplified, the area of the PCB is reduced, the MCU can be adapted to various models, and the development efficiency is improved.

Description

Universal conversion isolation circuit adaptive to MCU emulators of various models

Technical Field

The utility model relates to a MCU emulation ware field, more specifically say, relate to a general conversion buffer circuit of multiple model MCU emulation ware of adaptation.

Background

During the development process of the electronic equipment, MCU development and debugging are required to be carried out on a hardware development board. Currently, the major MCU suppliers in the market, such as Ruisa electronics, Italian semiconductors, micro cores (Emamel) and general ARM cores, are not unified, and have different interfaces and large packaging, so that the area of a PCB (printed Circuit Board) is occupied; meanwhile, because the application occasions of the MCU are different, some MCU is used in strong current control occasions, and can be easily connected to a computer end through the simulator in a debugging process, the simulator and the computer are damaged, and even people can be injured in serious cases.

In addition, the adapter plate of the existing simulator only aims at a single series of MCU series, and can not meet the debugging requirements of MCU of various models. Although the adapter plate of the existing simulator is also protected, only conversion or isolation is performed, and the isolator adopts an optocoupler mode, so that the size is large, and the practical requirements of users can not be met completely, and the application system and the personal safety of the users can not be protected.

SUMMERY OF THE UTILITY MODEL

The to-be-solved technical problem of the utility model lies in, to the above-mentioned defect of prior art, a general conversion buffer circuit of the multiple model MCU emulation ware of adaptation is provided.

The utility model provides a technical scheme that its technical problem adopted is: constructing a universal conversion isolation circuit adaptive to MCU emulators of various models, wherein the universal conversion isolation circuit comprises a first conversion isolation circuit, a second conversion isolation circuit and a third conversion isolation circuit;

the first conversion isolation circuit includes: the circuit comprises a first simulator interface, a combination switch, a first isolation chipset and a first chip interface, wherein the first isolation chipset comprises a plurality of capacitive coupling isolation chips; the first end of the combination switch is connected with the first emulator interface, and the second end of the combination switch is connected with the first chip interface through the first isolation chip set; the combined switch comprises a plurality of circuits which can be switched on and off;

the second conversion isolation circuit includes: the second simulator interface, the second isolation chipset and the second chip interface, wherein the second isolation chipset comprises a plurality of capacitive coupling isolation chips; the first end of the second isolation chipset is connected with the second emulator interface, and the second end of the second isolation chipset is connected with the second chip interface;

the third conversion isolation circuit includes: the third simulator interface, the third isolation chipset and the third chip interface, wherein the third isolation chipset comprises a plurality of capacitive coupling isolation chips; and the first end of the third isolation chipset is connected with the third emulator interface, and the second end of the third isolation chipset is connected with the third chip interface.

Implement the utility model discloses a general conversion buffer circuit of multiple model MCU emulation ware of adaptation has following beneficial effect: the utility model discloses use and hold the coupling and keep apart the chip, solved when emulation debugging commercial power supply or high voltage power supply product, because the damage problem of emulator, target product PC even that voltage breakdown arouses. And the simulation interface is simplified, the area of the PCB is reduced, the MCU can be adapted to various models, and the development efficiency is improved.

Drawings

The invention will be further explained with reference to the drawings and examples, wherein:

fig. 1 is a schematic structural diagram of a universal conversion isolation circuit adapted to MCU emulators of various models provided in embodiment 1;

FIG. 2a is a circuit diagram of the first emulator interface 101 provided in embodiment 2;

FIG. 2b is a circuit diagram of the combination switch 102 provided in embodiment 2;

fig. 2c is a circuit diagram of the first isolated chipset 103 provided in embodiment 2;

fig. 2d is a circuit diagram of the first chip interface 104 provided in embodiment 2;

FIG. 3a is a circuit diagram of a second emulator interface 201 provided in embodiment 2;

fig. 3b is a circuit diagram of the second isolated chipset 202 provided in embodiment 2;

fig. 3c is a circuit diagram of the second chip interface 203 provided in embodiment 2;

FIG. 4a is a circuit diagram of a third emulator interface 301 provided in embodiment 2;

FIG. 4b is a circuit diagram of a third isolated chipset 302 provided in embodiment 2;

fig. 4c is a circuit diagram of the third chip interface 303 provided in embodiment 2.

Detailed Description

In order to clearly understand the technical features, objects, and effects of the present invention, the embodiments of the present invention will be described in detail with reference to the accompanying drawings.

Example 1

Referring to fig. 1, the universal conversion isolation circuit adapted to MCU emulators of various models in the present embodiment includes a first conversion isolation circuit 10, a second conversion isolation circuit 20 and a third conversion isolation circuit 30.

The first conversion isolation circuit 10 includes: the circuit comprises a first simulator interface 101, a combination switch 102, a first isolation chipset 103 and a first chip interface 104, wherein the first isolation chipset 103 comprises a plurality of capacitively coupled isolation chips; a first end of the combination switch 102 is connected to the first emulator interface 101, and a second end of the combination switch 102 is connected to the first chip interface 104 through the first isolation chipset 103; the combination switch 102 includes a plurality of switchable lines.

The second conversion isolation circuit 20 includes: a second emulator interface 201, a second isolation chipset 202 and a second chip interface 203, wherein the second isolation chipset 202 comprises a plurality of capacitively coupled isolation chips; the first end of the second isolation chipset 202 is connected to the second emulator interface 201, and the second end of the second isolation chipset 202 is connected to the second chip interface 203.

The third conversion isolation circuit 30 includes: a third emulator interface 301, a third isolation chipset 302 and a third chip interface 303, where the third isolation chipset 302 includes a plurality of capacitively coupled isolation chips; a first end of the third isolation chipset 302 is connected to the third emulator interface 301, and a second end of the third isolation chipset 302 is connected to the third chip interface 303.

The utility model discloses use and hold the coupling and keep apart the chip, solved when emulation debugging commercial power supply or high voltage power supply product, because the damage problem of emulator, target product PC even that voltage breakdown arouses. And the simulation interface is simplified, the area of the PCB is reduced, the MCU can be adapted to various models, and the development efficiency is improved.

Example 2

Referring to fig. 2a, 2b, 2c, 2d, 3a, 3b, 3c, 4a, 4b, and 4c, on the basis of embodiment 1, the combination switch 102 in this embodiment includes a switch J1, a switch J2, a switch J3, a switch J4, a switch J5, a switch J50, a switch J6, a switch J7, a switch J8, a switch J9, a switch J10, a switch J100, a switch J11, a switch J12, a switch J13, and a switch J14; the first isolation chipset 103 includes an isolation chip U1, an isolation chip U2, and an isolation chip U3, the model of the isolation chip U1 is Si8600, the model of the isolation chip U2 is Si8605, the model of the isolation chip U3 is Si8600, and parameters of the Si8600 chip and the Si8605 chip refer to the prior art, which is not listed here.

The first end of the switch J1 is connected with the pin1 of the first emulator interface 101, and the second end of the switch J1 is connected with the pin4 of the isolation chip U2; a first end of the switch J2 is connected to the pin2 of the first emulator interface 101, and a second end of the switch J2 is connected to the first common ground GND _ a1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J3 is connected to pin3 of the first emulator interface 101; the first end of the switch J4 is connected with the pin4 of the first emulator interface 101, and the second end of the switch J4 is connected with the pin3 of the isolation chip U3; the first end of the switch J5 is connected with the pin5 of the first emulator interface 101, and the second end of the switch J5 is connected with the pin2 of the isolation chip U1; the first end of the switch J50 is connected with the pin5 of the first emulator interface 101, and the second end of the switch J50 is connected with the pin5 of the isolation chip U2; a first end of the switch J6 is connected to pin6 of the first emulator interface 101; the first end of the switch J7 is connected with the pin7 of the first emulator interface 101, and the second end of the switch J7 is connected with the pin3 of the isolation chip U2; a first end of the switch J8 is connected with the pin8 of the first emulator interface 101, and a second end of the switch J8 is connected with the first common power supply end VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J9 is connected with the pin9 of the first emulator interface 101, and a second end of the switch J9 is connected with the first common power supply end VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; the first end of the switch J10 is connected with the pin10 of the first emulator interface 101, and the second end of the switch J10 is connected with the pin3 of the isolation chip U1; a first end of the switch J100 is connected with a pin10 of the first simulator interface 101, and a second end of the switch J100 is connected with a pin2 of the isolation chip U3; the first end of the switch J11 is connected with the pin11 of the first emulator interface 101, and the second end of the switch J11 is connected with the pin6 of the isolation chip U2; a first end of the switch J12 is connected to the pin 12 of the first emulator interface 101, and a second end of the switch J12 is connected to the first common ground GND _ a1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; the first end of the switch J13 is connected with the pin 13 of the first emulator interface 101, and the second end of the switch J13 is connected with the pin3 of the isolation chip U1; the first terminal of the switch J14 is connected to the pin 14 of the first emulator interface 101, and the second terminal of the switch J14 is connected to the first common ground GND _ a1 of the isolation chip U1, the isolation chip U2, and the isolation chip U3.

Pin1 of the isolation chip U1, pin1 of the isolation chip U2 and pin1 of the isolation chip U3 are connected with a first common power supply end VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin4 of the isolation chip U1, pin8 of the isolation chip U2 and pin4 of the isolation chip U3 are connected with a first common ground GND _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin8 of the isolation chip U1, pin 16 of the isolation chip U2 and pin8 of the isolation chip U3 are connected with a second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin5 of the isolation chip U1, pin9 of the isolation chip U2, and pin5 of the isolation chip U3 are connected to the second common ground GND _ B1 of the isolation chip U1, the isolation chip U2, and the isolation chip U3.

Pin1 of the isolation chip U1 is connected to the first common power supply terminal VDD _ A1 through a resistor RA1, and pin1 of the isolation chip U1 is connected to the first common ground terminal GND _ A1 through a capacitor CA 1. The pin8 of the isolation chip U1 is connected to the second common power supply terminal VDD _ B1 through a resistor RB1, and the pin8 of the isolation chip U1 is connected to the second common ground terminal GND _ B1 through a capacitor CB 1.

Pin1 of the isolation chip U2 is connected to the first common power supply terminal VDD _ A1 through a resistor RA3, and pin1 of the isolation chip U2 is connected to the first common ground terminal GND _ A1 through a capacitor CA 3. The pin 16 of the isolation chip U2 is connected to the second common power supply terminal VDD _ B1 through a resistor RB3, and the pin 16 of the isolation chip U2 is connected to the second common ground terminal GND _ B1 through a capacitor CB 3.

Pin1 of the isolation chip U3 is connected to the first common power supply terminal VDD _ A1 through a resistor RA4, and pin1 of the isolation chip U3 is connected to the first common ground terminal GND _ A1 through a capacitor CA 4. The pin8 of the isolation chip U3 is connected to the second common power supply terminal VDD _ B1 through a resistor RB4, and the pin8 of the isolation chip U3 is connected to the second common ground terminal GND _ B1 through a capacitor CB 4.

In this embodiment, pin1 of the first chip interface 104 is connected to the second common power supply terminal VDD _ B1 of the isolated chip U1, the isolated chip U2, and the isolated chip U3; pin2 of the first chip interface 104 is air connected; pin3 of the first chip interface 104 is connected to the second common ground GND _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin4 of the first chip interface 104 is connected to pin7 of the isolation chip U1; pin5 of the first chip interface 104 is connected to pin6 of the isolation chip U1; pin6 of the first chip interface 104 is connected to pin 14 of the isolation chip U2; pin7 of the first chip interface 104 is connected to pin 12 of the isolation chip U2; pin8 of the first chip interface 104 is connected to pin11 of the isolation chip U2; pin9 of the first chip interface 104 is connected to pin7 of the isolation chip U3; pin10 of the first chip interface 104 is connected to pin 13 of the isolation chip U2; pin11 of the first chip interface 104 is connected to pin6 of the isolation chip U3.

The present embodiment further includes a light emitting diode LED _ a1 and a light emitting diode LED _ B1.

The anode of the LED _ a1 is connected to the first common power supply terminal VDD _ a1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3, and the cathode of the LED _ a1 is connected to the first common ground terminal GND _ a1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3. The anode of the LED _ a1 is connected to the first common power supply terminal VDD _ a1 through a resistor RLA 1.

The anode of the LED _ B1 is connected to the second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3, and the cathode of the LED _ B1 is connected to the second common ground terminal GND _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3. The anode of the LED _ B1 is connected to the first common power supply terminal VDD _ a1 through a resistor RLB 1.

In this embodiment, the pin2 and the pin3 of the isolation chip U1 are connected to the first common power supply terminal VDD _ a1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3 through pull-up resistors, the pin2 of the isolation chip U1 is connected to the second common power supply terminal VDD _ B1 through a resistor RA10, and the pin3 of the isolation chip U1 is connected to the second common power supply terminal VDD _ B1 through a resistor RA 11. The pin6 and the pin7 of the isolation chip U1 are respectively connected with the isolation chip U1, the isolation chip U2 and the second common power supply terminal VDD _ B1 of the isolation chip U3 through pull-up resistors, the pin6 of the isolation chip U1 is connected with the second common power supply terminal VDD _ B1 through a resistor RB11, and the pin7 of the isolation chip U1 is connected with the second common power supply terminal VDD _ B1 through a resistor RB 10.

The pin3, the pin4, the pin5 and the pin6 of the isolation chip U2 are respectively connected with a first common power supply terminal VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3 through pull-up resistors, the pin3 of the isolation chip U2 is connected with a first common power supply terminal VDD _ A1 through a resistor RA30, the pin4 of the isolation chip U2 is connected with a first common power supply terminal VDD _ A1 through a resistor RA31, the pin5 of the isolation chip U2 is connected with a first common power supply terminal VDD _ A1 through a resistor RA32, and the pin6 of the isolation chip U2 is connected with a first common power supply terminal VDD _ A1 through a resistor RA 33. The pin11, the pin 12, the pin 13 and the pin 14 of the isolation chip U2 are respectively connected with a second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3 through pull-up resistors; pin3 of the isolation chip U3 is connected to pin4 of the isolation chip U3 through a resistor RA41, pin11 of the isolation chip U2 is connected to a second common power supply terminal VDD _ B1 through a resistor RB33, pin 12 of the isolation chip U2 is connected to a second common power supply terminal VDD _ B1 through a resistor RB32, pin 13 of the isolation chip U2 is connected to a second common power supply terminal VDD _ B1 through a resistor RB31, and pin 14 of the isolation chip U2 is connected to a second common power supply terminal VDD _ B1 through a resistor RB 30. Pin5 of the isolation chip U3 is connected to pin6 of the isolation chip U3 through resistor RB 41.

In this embodiment, when the MCU connected to the first emulator interface 101 is an emulator of a rassa electronic RL78 series chip, the switch J2, the switch J5, the switch J8, the switch J9, the switch J10, the switch J12, the switch J13, and the switch J14 of the combination switch 102 are turned on; the

pins

1, 2, 3, 4 and 5 of the first chip interface 104 are in operation.

In this embodiment, when the MCU connected to the first emulator interface 101 is an emulator of an RX-series chip, the switch J2, the switch J50, the switch J7, the switch J8, the switch J100, the switch J11, the switch J12, the switch J13, and the switch J14 of the combination switch 102 are turned on; the Pin1, Pin2, Pin3, Pin5, Pin6, Pin7, Pin8, Pin9 of the first chip interface 104 are in an operating state.

Alternatively, when the MCU connected to the first emulator interface 101 in this embodiment is an emulator of a rassa electronic RH850 series chip, the switch J1, the switch J2, the switch J4, the switch J50, the switch J7, the switch J8, the switch J11, the switch J12, the switch J13, and the switch J14 of the combination switch 102 are turned on; the Pin1, Pin2, Pin3, Pin5, Pin6, Pin7, Pin8, Pin10, and Pin11 of the first chip interface 104 are in an operating state.

Alternatively, the second isolation chipset 202 in this embodiment includes an isolation chip U4 and an isolation chip U5, where the model of the isolation chip U4 is Si8600, and the model of the isolation chip U5 is Si 8600.

Pin1 of the second emulator interface 201 is connected to the isolation chip U4 and the first common power supply terminal VDD _ a2 of the isolation chip U5; pin2 of the second emulator interface 201 is idle; pin3 of the second emulator interface 201 is connected to the first common ground GND _ a2 of the isolation chip U4 and the isolation chip U5; pin4 of the second emulator interface 201 is connected to pin2 of the isolation chip U4; pin5 of the second emulator interface 201 is connected to pin3 of the isolation chip U4; pin6 of the second emulator interface 201 is connected to pin2 of the isolation chip U5; pin7 of the second emulator interface 201 is connected to pin3 of the isolation chip U5.

Pin1 of the isolation chip U4 and pin1 of the isolation chip U5 are connected with a first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5; pin4 of the isolation chip U4 and pin4 of the isolation chip U5 are connected to a first common ground GND _ A2 of the isolation chip U4 and the isolation chip U5; pin8 of the isolation chip U4 and pin8 of the isolation chip U5 are connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5; pin5 of the isolator chip U4 and pin5 of the isolator chip U5 are connected to the second common ground GND _ B2 of the isolator chip U4 and the isolator chip U5.

In this embodiment, pin1 of the second chip interface 203 is connected to the second common power supply terminal VDD _ B2 of the isolated chip U4 and the isolated chip U5; pin1 of the second chip interface 203 is connected to pin5 of the second chip interface 203 through a switch J15; pin2 of the second emulator interface 201 is idle; pin3 of the second emulator interface 201 is connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5; pin4 of the second chip interface 203 is connected to pin7 of the isolation chip U4; pin5 of the second chip interface 203 is connected to pin6 of the isolation chip U4; pin6 of the second chip interface 203 is connected to pin7 of the isolation chip U5; pin7 of the second chip interface 203 is connected to pin6 of the isolation chip U5.

In the embodiment, the pin2 and the pin3 of the isolation chip U4 are connected to the first common power supply terminal VDD _ a2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors, the pin2 of the isolation chip U4 is connected to the first common power supply terminal VDD _ a2 through a resistor RA20, and the pin3 of the isolation chip U4 is connected to the first common power supply terminal VDD _ a2 through a resistor RA 21. The pin6 and the pin7 of the isolation chip U4 are connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors; the pin6 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB21, and the pin7 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB 20. Pin6 and pin7 of the isolation chip U5 are connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5 through pull-down resistors, pin6 of the isolation chip U5 is connected to the second common ground GND _ B2 through a resistor RB50, and pin7 of the isolation chip U5 is connected to the second common ground GND _ B2 through a resistor RB 51.

Pin1 of the isolation chip U4 is connected to the first common power supply terminal VDD _ A2 through a resistor RA2, and pin1 of the isolation chip U4 is connected to the first common ground terminal GND _ A2 through a capacitor CA 2. The pin8 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB2, and the pin8 of the isolation chip U4 is connected to the second common ground terminal GND _ B2 through a capacitor CB 2.

Pin1 of the isolation chip U5 is connected to the first common power supply terminal VDD _ A2 through a resistor RA5, and pin1 of the isolation chip U5 is connected to the first common ground terminal GND _ A2 through a capacitor CA 5. The pin8 of the isolation chip U5 is connected to the second common power supply terminal VDD _ B2 through a resistor RB5, and the pin8 of the isolation chip U5 is connected to the second common ground terminal GND _ B2 through a capacitor CB 5.

The present embodiment further includes a light emitting diode LED _ a2 and a light emitting diode LED _ B2.

The anode of the LED _ a2 is connected to the first common power supply terminal VDD _ a2 of the isolated chip U4 and the isolated chip U5, and the cathode of the LED _ a2 is connected to the first common ground terminal GND _ a2 of the isolated chip U4 and the isolated chip U5. The anode of the LED _ a2 is connected to the first common power supply terminal VDD _ a2 through a resistor RLA 2.

The anode of the LED _ B2 is connected to the second common power supply terminal VDD _ B2 of the isolated chip U4 and the isolated chip U5, and the cathode of the LED _ B2 is connected to the second common ground terminal GND _ B2 of the isolated chip U4 and the isolated chip U5. The anode of the LED _ B2 is connected to the second common power supply terminal VDD _ B2 through a resistor RLB 2.

In the universal conversion isolation circuit adapted to MCU emulators of various models of this embodiment, when the MCU connected to the second emulator interface 201 is an ST-series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4, and Pin5 of the second chip interface 203 are in a working state.

Alternatively, in this embodiment, when the MCU connected to the second emulator interface 201 is an AVR-series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4, and Pin5 of the second chip interface 203 are in an operating state.

Alternatively, in this embodiment, when the MCU connected to the second emulator interface 201 is a PIC-series emulator, the switch J15 is turned on, and the pins 1, Pin2, Pin3, Pin5, Pin6, and Pin7 of the second chip interface 203 are in an operating state.

Alternatively, in the present embodiment, the third isolated chipset 302 includes an isolated chip U6 and an isolated chip U7, where the isolated chip U6 is of type Si8600, and the isolated chip U7 is of type Si 8605.

Pin1 of the third chip interface 303 is connected to the second common power supply terminal VDD _ B3 of the isolated chip U6 and the isolated chip U7, and pin2 of the third chip interface 303 is connected in an air-to-air manner; pin3 of the third chip interface 303 is connected to the second common ground GND _ B3 of the isolated chip U6 and the isolated chip U7; pin4 of the third chip interface 303 is connected to pin7 of the isolated chip U6; pin5 of the third chip interface 303 is connected to pin6 of the isolated chip U6; pin6 of the third chip interface 303 is connected to pin 14 of the isolated chip U7; pin7 of the third chip interface 303 is connected to pin 13 of the isolated chip U7; pin8 of the third chip interface 303 is connected to pin 12 of the isolated chip U7; pin9 of the third chip interface 303 is connected to pin11 of the isolator chip U7.

Pin1 of the isolation chip U6 and pin1 of the isolation chip U7 are connected with a first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7; pin4 of the isolation chip U6 and pin8 of the isolation chip U7 are connected to a first common ground GND _ A3 of the isolation chip U6 and the isolation chip U7; the pin8 of the isolation chip U6 and the pin 16 of the isolation chip U7 are connected with the second common power supply terminal VDD _ B3 of the isolation chip U6 and the isolation chip U7; pin5 of the isolator chip U6 and pin9 of the isolator chip U7 are connected to the second common ground GND _ B3 of the isolator chip U6 and the isolator chip U7.

Pin1 of the isolation chip U6 is connected to the first common power supply terminal VDD _ A3 through a resistor RA6, and pin1 of the isolation chip U6 is connected to the first common ground terminal GND _ A3 through a capacitor CA 6. The pin8 of the isolation chip U6 is connected to the second common power supply terminal VDD _ B3 through a resistor RB6, and the pin8 of the isolation chip U6 is connected to the second common ground terminal GND _ B3 through a capacitor CB 6.

Pin1 of the isolation chip U7 is connected to the first common power supply terminal VDD _ A3 through a resistor RA7, and pin1 of the isolation chip U7 is connected to the first common ground terminal GND _ A3 through a capacitor CA 7. The pin 16 of the isolation chip U7 is connected to the second common power supply terminal VDD _ B3 through a resistor RB7, and the pin 16 of the isolation chip U7 is connected to the second common ground terminal GND _ B3 through a capacitor CB 7.

In the embodiment, the pin2 of the isolation chip U6 is connected with the pin3 of the isolation chip U6 through the resistor RA 60; the pin3, the pin4, the pin5 and the pin6 of the isolation chip U7 are respectively connected with a first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7 through pull-up resistors, the pin3 of the isolation chip U7 is connected with a first common power supply terminal VDD _ A3 through a resistor RA61, the pin4 of the isolation chip U7 is connected with the first common power supply terminal VDD _ A3 through a resistor RA62, the pin5 of the isolation chip U7 is connected with the first common power supply terminal VDD _ A3 through a resistor RA63, and the pin6 of the isolation chip U7 is connected with a first common power supply terminal VDD _ A3 through a resistor RA 64. The pin11, the pin 12, the pin 13 and the pin 14 of the isolation chip U7 are respectively connected with a second common power supply terminal VDD _ B3 of the isolation chip U6 and the isolation chip U7 through pull-up resistors, the pin11 of the isolation chip U7 is connected with a second common power supply terminal VDD _ B3 through a resistor RB73, the pin11 of the isolation chip U7 is connected with the second common power supply terminal VDD _ B3 through a resistor RB73, the pin 12 of the isolation chip U7 is connected with a second common power supply terminal VDD _ B3 through a resistor RB72, the pin 13 of the isolation chip U7 is connected with a second common power supply terminal VDD _ B3 through a resistor RB71, and the pin 14 of the isolation chip U7 is connected with a second common power supply terminal VDD _ B3 through a resistor RB 70.

The present embodiment further includes a light emitting diode LED _ a3 and a light emitting diode LED _ B3.

The anode of the LED _ A3 is connected to the first common power supply terminal VDD _ A3 of the isolated chip U6 and the isolated chip U7, and the cathode of the LED _ A3 is connected to the first common ground terminal GND _ A3 of the isolated chip U6 and the isolated chip U7. The anode of the LED _ A3 is connected to the first common power supply terminal VDD _ A3 through a resistor RLA 3.

The anode of the LED _ B3 is connected to the second common power supply terminal VDD _ B3 of the isolated chip U6 and the isolated chip U7, and the cathode of the LED _ B3 is connected to the second common ground terminal GND _ B3 of the isolated chip U6 and the isolated chip U7. The anode of the LED _ B3 is connected to the first common power supply terminal VDD _ A3 through a resistor RLB 3.

Alternatively, the third emulator interface 301 in this embodiment is a 20-pin first JTAG interface; pin1 of the first JTAG interface is connected with a first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7; pin2, pin11, pin 17 and pin 19 of the first JTAG interface are in idle connection; pin3 of the first JTAG interface is connected with pin2 of the isolation chip U6; pin5 of the first JTAG interface is connected with pin4 of the isolation chip U7; pin7 of the first JTAG interface is connected with pin3 of the isolation chip U7; pin9 of the first JTAG interface is connected with pin6 of the isolation chip U7; pin 13 of the first JTAG interface is connected with pin5 of the isolation chip U7; pin 15 of the first JTAG interface is connected with pin3 of the isolation chip U6; pin4, pin6, pin8, pin10, pin 12, pin 14, pin 16, pin 18, and pin 20 of the first JTAG interface are connected to the first common ground GND _ A3 of the isolated chip U6 and the isolated chip U7.

Alternatively, in this embodiment, the third emulator interface 301 is a 14-pin second JTAG interface; pin1 and pin 13 of the second JTAG interface are connected with the first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7; pin2 of the first JTAG interface is in idle connection; pin3 of the second JTAG interface is connected with pin2 of the isolation chip U6; pin5 of the second JTAG interface is connected with pin4 of the isolation chip U7; pin7 of the second JTAG interface is connected with pin3 of the isolation chip U7; pin9 of the second JTAG interface is connected with pin6 of the isolation chip U7; pin11 of the second JTAG interface is connected with pin5 of the isolation chip U7; pin 12 of the second JTAG interface is connected with pin3 of the isolation chip U6; pins 4, 6, 8, 10 and 14 of the second JTAG interface are connected to the first common ground GND _ A3 of the isolated chip U6 and the isolated chip U7.

Alternatively, the third emulator interface 301 in this embodiment is a 10-pin third JTAG interface; pin1 and pin2 of the third JTAG interface are connected with the first common power supply end VDD _ A3 of the isolation chip U6 and the isolation chip U7, and pin3 of the third JTAG interface is connected with pin2 of the isolation chip U6; pin4 of the third JTAG interface is connected with pin3 of the isolation chip U6; pin5 of the third JTAG interface is connected with pin4 of the isolation chip U7; pin6 of the third JTAG interface is connected with pin5 of the isolation chip U7; pin7 of the third JTAG interface is connected with pin3 of the isolation chip U7; pin8 and pin10 of the third JTAG interface are connected to the first common ground GND _ A3 of the isolation chip U6 and the isolation chip U7; pin9 of the third JTAG interface connects to pin6 of the isolated chip U7.

The embodiment solves the problem that when a user simulates and debugs a commercial power supply or high-voltage power supply product, the target product or even a PC (personal computer) is damaged due to voltage breakdown of the simulator. The high-voltage power supply circuit has the characteristics of high isolation voltage, small packaging size, simplified simulation interface, reduced PCB area, support of MCU of various brands, simulation debugging of various interfaces, high reliability, easy operability and the like, and is very suitable for development and debugging occasions with high-voltage power supply products, such as industrial control, instruments and meters and the like.

The isolation simulation converting circuit of this embodiment has been applied to in electronic type intelligent electric energy meter development and debugging, because the power supply of intelligent electric energy meter adopts the commercial power supply, has the phenomenon of damaging emulator and PC among the debugging process, uses this utility model discloses afterwards, the emulator, the damage phenomenon of electric energy meter and PC has disappeared, the protection of very big degree user's product and personal safety, has promoted development efficiency, has reduced the loss.

The above embodiments are only for illustrating the technical concept and features of the present invention, and the purpose of the embodiments is to enable people skilled in the art to understand the contents of the present invention and implement the present invention accordingly, which can not limit the protection scope of the present invention. All equivalent changes and modifications made within the scope of the claims of the present invention shall fall within the scope of the claims of the present invention.

Claims

1. A universal conversion isolation circuit adaptive to MCU emulators of various models is characterized by comprising a first conversion isolation circuit (10), a second conversion isolation circuit (20) and a third conversion isolation circuit (30);

the first conversion isolation circuit (10) comprises: the circuit comprises a first simulator interface (101), a combination switch (102), a first isolation chipset (103) and a first chip interface (104), wherein the first isolation chipset (103) comprises a plurality of capacitively coupled isolation chips; a first end of the combination switch (102) is connected with the first emulator interface (101), and a second end of the combination switch (102) is connected with the first chip interface (104) through the first isolation chipset (103); the combination switch (102) comprises a plurality of switchable lines;

the second conversion isolation circuit (20) comprises: a second emulator interface (201), a second isolation chipset (202), and a second chip interface (203), the second isolation chipset (202) comprising a plurality of capacitively coupled isolation chips; a first end of the second isolation chipset (202) is connected with the second emulator interface (201), and a second end of the second isolation chipset (202) is connected with the second chip interface (203);

the third conversion isolation circuit (30) comprises: a third emulator interface (301), a third isolation chipset (302), and a third chip interface (303), the third isolation chipset (302) comprising a plurality of capacitively coupled isolated chips; a first end of the third isolation chipset (302) is connected to the third emulator interface (301), and a second end of the third isolation chipset (302) is connected to the third chip interface (303).

2. The universal conversion isolation circuit adapting to multiple models of MCU emulators as claimed in claim 1, wherein the combination switch (102) comprises a switch J1, a switch J2, a switch J3, a switch J4, a switch J5, a switch J50, a switch J6, a switch J7, a switch J8, a switch J9, a switch J10, a switch J100, a switch J11, a switch J12, a switch J13, a switch J14; the first isolation chipset (103) comprises an isolation chip U1, an isolation chip U2 and an isolation chip U3, wherein the type of the isolation chip U1 is Si8600, the type of the isolation chip U2 is Si8605, and the type of the isolation chip U3 is Si 8600;

a first end of the switch J1 is connected with a pin1 of the first emulator interface (101), and a second end of the switch J1 is connected with a pin4 of the isolation chip U2; a first end of the switch J2 is connected to pin2 of the first emulator interface (101), and a second end of the switch J2 is connected to the first common ground GND _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J3 is connected with a pin3 of the first emulator interface (101); a first end of the switch J4 is connected with a pin4 of the first emulator interface (101), and a second end of the switch J4 is connected with a pin3 of the isolation chip U3; a first end of the switch J5 is connected with a pin5 of the first emulator interface (101), and a second end of the switch J5 is connected with a pin2 of the isolation chip U1; a first end of the switch J50 is connected with a pin5 of the first emulator interface (101), and a second end of the switch J50 is connected with a pin5 of the isolation chip U2; a first end of the switch J6 is connected with a pin6 of the first emulator interface (101); a first end of the switch J7 is connected with a pin7 of the first emulator interface (101), and a second end of the switch J7 is connected with a pin3 of the isolation chip U2; a first end of the switch J8 is connected to a pin8 of the first emulator interface (101), and a second end of the switch J8 is connected to the first common power supply terminal VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J9 is connected to a pin9 of the first emulator interface (101), and a second end of the switch J9 is connected to the first common power supply terminal VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J10 is connected with a pin10 of the first emulator interface (101), and a second end of the switch J10 is connected with a pin3 of the isolation chip U1; a first end of the switch J100 is connected with a pin10 of the first emulator interface (101), and a second end of the switch J100 is connected with a pin2 of the isolation chip U3; a first end of the switch J11 is connected with a pin11 of the first emulator interface (101), and a second end of the switch J11 is connected with a pin6 of the isolation chip U2; a first end of the switch J12 is connected to the pin 12 of the first emulator interface (101), and a second end of the switch J12 is connected to the first common ground GND _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; a first end of the switch J13 is connected with a pin 13 of the first emulator interface (101), and a second end of the switch J13 is connected with a pin3 of the isolation chip U1; a first end of the switch J14 is connected to a pin 14 of the first emulator interface (101), and a second end of the switch J14 is connected to a first common ground GND _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3;

the pin1 of the isolation chip U1, the pin1 of the isolation chip U2 and the pin1 of the isolation chip U3 are connected with the first common power supply end VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; the pin4 of the isolation chip U1, the pin8 of the isolation chip U2 and the pin4 of the isolation chip U3 are connected with a first common ground terminal GND _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; the pin8 of the isolation chip U1, the pin 16 of the isolation chip U2 and the pin8 of the isolation chip U3 are connected with the second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; the pin5 of the isolation chip U1, the pin9 of the isolation chip U2 and the pin5 of the isolation chip U3 are connected with a second common ground GND _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3.

3. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 2, wherein pin1 of the first chip interface (104) is connected with the second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin2 of the first chip interface (104) is connected in an air mode; pin3 of the first chip interface (104) is connected to a second common ground GND _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3; pin4 of the first chip interface (104) is connected with pin7 of the isolation chip U1; pin5 of the first chip interface (104) is connected with pin6 of the isolation chip U1; pin6 of the first chip interface (104) is connected with pin 14 of the isolation chip U2; pin7 of the first chip interface (104) is connected with pin 12 of the isolation chip U2; pin8 of the first chip interface (104) is connected with pin11 of the isolation chip U2; pin9 of the first chip interface (104) is connected with pin7 of the isolation chip U3; pin10 of the first chip interface (104) is connected with pin 13 of the isolation chip U2; pin11 of the first chip interface (104) is connected to pin6 of the isolation chip U3.

4. The universal conversion isolation circuit for adapting to MCU emulators of various models according to claim 3, further comprising a light emitting diode LED _ A1 and a light emitting diode LED _ B1;

the anode of the light emitting diode LED _ A1 is connected to the isolation chip U1, the isolation chip U2 and the first common power supply terminal VDD _ A1 of the isolation chip U3, and the cathode of the light emitting diode LED _ A1 is connected to the isolation chip U1, the isolation chip U2 and the first common ground terminal GND _ A1 of the isolation chip U3;

the anode of the light emitting diode LED _ B1 is connected to the isolation chip U1, the isolation chip U2 and the second common power supply terminal VDD _ B1 of the isolation chip U3, and the cathode of the light emitting diode LED _ B1 is connected to the isolation chip U1, the isolation chip U2 and the second common ground terminal GND _ B1 of the isolation chip U3.

5. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 3, wherein pin2 and pin3 of the isolation chip U1 are respectively connected with the first common power supply terminal VDD _ A1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3 through pull-up resistors, and pin6 and pin7 of the isolation chip U1 are respectively connected with the second common power supply terminal VDD _ B1 of the isolation chip U1, the isolation chip U2 and the isolation chip U3 through pull-up resistors;

the pin3, the pin4, the pin5 and the pin6 of the isolation chip U2 are respectively connected with the isolation chip U1, the isolation chip U2 and the first common power supply terminal VDD _ A1 of the isolation chip U3 through pull-up resistors, and the pin11, the pin 12, the pin 13 and the pin 14 of the isolation chip U2 are respectively connected with the isolation chip U1, the isolation chip U2 and the second common power supply terminal VDD _ B1 of the isolation chip U3 through pull-up resistors;

the pin3 of the isolation chip U3 is connected with the pin4 of the isolation chip U3 through a resistor RA41, and the pin5 of the isolation chip U3 is connected with the pin6 of the isolation chip U3 through a resistor RB 41.

6. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 5, wherein when the MCU connected with the first emulator interface (101) is an emulator of a Ruisa electronic RL78 series chip, the switch J2, the switch J5, the switch J8, the switch J9, the switch J10, the switch J12, the switch J13 and the switch J14 of the combined switch (102) are turned on; the Pin1, the Pin2, the Pin3, the Pin4 and the Pin5 of the first chip interface (104) are in working states.

7. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 5, wherein when the MCU connected with the first emulator interface (101) is an emulator of a Ryssa electronic RX series chip, the switch J2, the switch J50, the switch J7, the switch J8, the switch J100, the switch J11, the switch J12, the switch J13 and the switch J14 of the combination switch (102) are turned on; the Pin1, the Pin2, the Pin3, the Pin5, the Pin6, the Pin7, the Pin8 and the Pin9 of the first chip interface (104) are in working states.

8. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 5, wherein when the MCU connected with the first emulator interface (101) is an emulator of a Ruisa electronic RH850 series chip, the switch J1, the switch J2, the switch J4, the switch J50, the switch J7, the switch J8, the switch J11, the switch J12, the switch J13 and the switch J14 of the combined switch (102) are turned on; the Pin1, the Pin2, the Pin3, the Pin5, the Pin6, the Pin7, the Pin8, the Pin10 and the Pin11 of the first chip interface (104) are in working state.

9. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 1, wherein the second isolation chipset (202) comprises an isolation chip U4 and an isolation chip U5, the isolation chip U4 is of type Si8600, and the isolation chip U5 is of type Si 8600;

pin1 of the second emulator interface (201) is connected with the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5; pin2 of the second emulator interface (201) is connected in an air-connected mode; pin3 of the second emulator interface (201) is connected to the first common ground GND _ a2 of the isolation chip U4 and the isolation chip U5; pin4 of the second emulator interface (201) is connected with pin2 of the isolation chip U4; pin5 of the second emulator interface (201) is connected with pin3 of the isolation chip U4; pin6 of the second emulator interface (201) is connected with pin2 of the isolation chip U5; pin7 of the second emulator interface (201) is connected with pin3 of the isolation chip U5;

pin1 of the isolating chip U4 and pin1 of the isolating chip U5 are connected with a first common power supply terminal VDD _ A2 of the isolating chip U4 and the isolating chip U5; the pin4 of the isolation chip U4 and the pin4 of the isolation chip U5 are connected with a first common ground GND _ A2 of the isolation chip U4 and the isolation chip U5; the pin8 of the isolating chip U4 and the pin8 of the isolating chip U5 are connected with the second common power supply terminal VDD _ B2 of the isolating chip U4 and the isolating chip U5; the pin5 of the isolation chip U4 and the pin5 of the isolation chip U5 are connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5.

10. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 9, wherein pin1 of the second chip interface (203) is connected to the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5; pin1 of the second chip interface (203) is connected with pin5 of the second chip interface (203) through a switch J15; pin2 of the second emulator interface (201) is connected in an air-connected mode; pin3 of the second emulator interface (201) is connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5; pin4 of the second chip interface (203) is connected with pin7 of the isolation chip U4; pin5 of the second chip interface (203) is connected with pin6 of the isolation chip U4; pin6 of the second chip interface (203) is connected with pin7 of the isolation chip U5; pin7 of the second chip interface (203) is connected to pin6 of the isolation chip U5.

11. The universal conversion isolation circuit adapting to the MCU emulators in various models according to claim 10, wherein pin2 and pin3 of the isolation chip U4 are connected with the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors, and pin6 and pin7 of the isolation chip U4 are connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors;

the pin6 and the pin7 of the isolation chip U5 are connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5 through pull-down resistors.

12. The universal conversion isolation circuit for adapting to MCU emulators of various models according to claim 10, further comprising a light emitting diode LED _ A2 and a light emitting diode LED _ B2;

the anode of the light emitting diode LED _ A2 is connected to the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5, and the cathode of the light emitting diode LED _ A2 is connected to the first common ground terminal GND _ A2 of the isolation chip U4 and the isolation chip U5;

the anode of the light emitting diode LED _ B2 is connected to the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5, and the cathode of the light emitting diode LED _ B2 is connected to the second common ground terminal GND _ B2 of the isolation chip U4 and the isolation chip U5.

13. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 11, wherein when the MCU connected with the second emulator interface (201) is an ST-series emulator, the switch J15 is opened, and the Pin1, Pin2, Pin3, Pin4 and Pin5 of the second chip interface (203) are in working state.

14. The universal conversion isolation circuit adapting to various types of MCU emulators as claimed in claim 11, wherein when the MCU connected with the second emulator interface (201) is an AVR series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4 and Pin5 of the second chip interface (203) are in working state.

15. The universal conversion isolation circuit adapting to various models of MCU emulators as claimed in claim 11, wherein when the MCU connected with the second emulator interface (201) is an emulator of PIC series, the switch J15 is turned on, and the Pin1, Pin2, Pin3, Pin5, Pin6 and Pin7 of the second chip interface (203) are in working state.

16. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 1, wherein the third isolation chipset (302) comprises an isolation chip U6 and an isolation chip U7, the isolation chip U6 is of type Si8600, and the isolation chip U7 is of type Si 8605;

pin1 of the third chip interface (303) is connected with the second common power supply terminal VDD _ B3 of the isolation chip U6 and the isolation chip U7, and pin2 of the third chip interface (303) is in idle connection; pin3 of the third chip interface (303) is connected with the second common ground terminal GND _ B3 of the isolation chip U6 and the isolation chip U7; pin4 of the third chip interface (303) is connected with pin7 of the isolation chip U6; pin5 of the third chip interface (303) is connected with pin6 of the isolation chip U6; pin6 of the third chip interface (303) is connected with pin 14 of the isolation chip U7; pin7 of the third chip interface (303) is connected with pin 13 of the isolation chip U7; pin8 of the third chip interface (303) is connected with pin 12 of the isolation chip U7; pin9 of the third chip interface (303) is connected with pin11 of the isolation chip U7;

pin1 of the isolating chip U6 and pin1 of the isolating chip U7 are connected with a first common power supply terminal VDD _ A3 of the isolating chip U6 and the isolating chip U7; the pin4 of the isolation chip U6 and the pin8 of the isolation chip U7 are connected with a first common ground GND _ A3 of the isolation chip U6 and the isolation chip U7; the pin8 of the isolating chip U6 and the pin 16 of the isolating chip U7 are connected with the second common power supply terminal VDD _ B3 of the isolating chip U6 and the isolating chip U7; the pin5 of the isolation chip U6 and the pin9 of the isolation chip U7 are connected to the second common ground GND _ B3 of the isolation chip U6 and the isolation chip U7.

17. The universal conversion isolation circuit adapting to MCU emulators of various models according to claim 16, wherein pin2 of the isolation chip U6 is connected with pin3 of the isolation chip U6 through a resistor RA 60;

the pin3, the pin4, the pin5 and the pin6 of the isolation chip U7 are respectively connected with the first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7 through pull-up resistors, and the pin11, the pin 12, the pin 13 and the pin 14 of the isolation chip U7 are respectively connected with the second common power supply terminal VDD _ B3 of the isolation chip U6 and the isolation chip U7 through pull-up resistors.

18. The universal conversion isolation circuit for adapting to multiple models of MCU emulators as claimed in claim 16, further comprising a light emitting diode LED _ A3 and a light emitting diode LED _ B3;

the anode of the light emitting diode LED _ A3 is connected to the first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7, and the cathode of the light emitting diode LED _ A3 is connected to the first common ground terminal GND _ A3 of the isolation chip U6 and the isolation chip U7;

the anode of the light emitting diode LED _ B3 is connected to the second common power supply terminal VDD _ B3 of the isolation chip U6 and the isolation chip U7, and the cathode of the light emitting diode LED _ B3 is connected to the second common ground terminal GND _ B3 of the isolation chip U6 and the isolation chip U7.

19. The universal conversion isolation circuit for adapting to MCU emulators of various models according to claim 17, wherein said third emulator interface (301) is a20 pin first JTAG interface;

pin1 of the first JTAG interface is connected with a first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7; pin2, pin11, pin 17 and pin 19 of the first JTAG interface are in idle connection; pin3 of the first JTAG interface is connected with pin2 of the isolation chip U6; pin5 of the first JTAG interface is connected with pin4 of the isolation chip U7; pin7 of the first JTAG interface is connected with pin3 of the isolation chip U7; pin9 of the first JTAG interface is connected with pin6 of the isolation chip U7; pin 13 of the first JTAG interface is connected with pin5 of the isolation chip U7; pin 15 of the first JTAG interface is connected with pin3 of the isolation chip U6; and the pin4, the pin6, the pin8, the pin10, the pin 12, the pin 14, the pin 16, the pin 18 and the pin 20 of the first JTAG interface are connected with a first common ground GND _ A3 of the isolation chip U6 and the isolation chip U7.

20. The universal conversion isolation circuit for adapting to multiple model MCU emulators, according to claim 19, wherein said third emulator interface (301) is a 14 pin second JTAG interface;

pin1 and pin 13 of the second JTAG interface are connected with a first common power supply terminal VDD _ A3 of the isolation chip U6 and the isolation chip U7; pin2 of the first JTAG interface is in idle connection; pin3 of the second JTAG interface is connected with pin2 of the isolation chip U6; pin5 of the second JTAG interface is connected with pin4 of the isolation chip U7; pin7 of the second JTAG interface is connected with pin3 of the isolation chip U7; pin9 of the second JTAG interface is connected with pin6 of the isolation chip U7; pin11 of the second JTAG interface is connected with pin5 of the isolation chip U7; pin 12 of the second JTAG interface is connected with pin3 of the isolation chip U6; and the pin4, the pin6, the pin8, the pin10 and the pin 14 of the second JTAG interface are connected with the first common ground GND _ A3 of the isolation chip U6 and the isolation chip U7.

21. The universal conversion isolation circuit for adapting to multiple models of MCU emulators as claimed in claim 17, wherein said third emulator interface (301) is a10 pin third JTAG interface;

pin1 and pin2 of the third JTAG interface are connected with the first common power supply end VDD _ A3 of the isolation chip U6 and the isolation chip U7, and pin3 of the third JTAG interface is connected with pin2 of the isolation chip U6; pin4 of the third JTAG interface is connected with pin3 of the isolation chip U6; pin5 of the third JTAG interface is connected with pin4 of the isolation chip U7; pin6 of the third JTAG interface is connected with pin5 of the isolation chip U7; pin7 of the third JTAG interface is connected with pin3 of the isolation chip U7; pin8 and pin10 of the third JTAG interface are connected with a first common ground terminal GND _ A3 of the isolation chip U6 and the isolation chip U7; pin9 of the third JTAG interface is connected to pin6 of the isolation chip U7.