CN211787070U - Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models - Google Patents
Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models Download PDFInfo
- Publication number
- CN211787070U CN211787070U CN202020473370.8U CN202020473370U CN211787070U CN 211787070 U CN211787070 U CN 211787070U CN 202020473370 U CN202020473370 U CN 202020473370U CN 211787070 U CN211787070 U CN 211787070U
- Authority
- CN
- China
- Prior art keywords
- chip
- isolation
- interface
- isolation chip
- mcu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The utility model relates to a hold of multiple model MCU emulation ware of adaptation and couple isolated conversion buffer circuit. The conversion isolation circuit comprises a second simulator interface, a second isolation chipset and a second chip interface, wherein the second isolation chipset comprises a plurality of capacitive coupling isolation chips; the first end of the second isolation chipset is connected with the second simulator interface, and the second end of the second isolation chipset is connected with the second chip interface; the second isolation chipset comprises an isolation chip U4 and an isolation chip U5, wherein the model of the isolation chip U4 is Si8600, and the model of the isolation chip U5 is Si 8600. The utility model discloses use and hold the coupling and keep apart the chip, solved when emulation debugging commercial power supply or high voltage power supply product, because the damage problem of emulator, target product PC even that voltage breakdown arouses. And the simulation interface is simplified, the area of the PCB is reduced, the MCU can be adapted to various models, and the development efficiency is improved.
Description
Technical Field
The utility model relates to a MCU emulation ware field, more specifically say, relate to the appearance of the multiple model MCU emulation ware of adaptation and couple isolated conversion buffer circuit.
Background
During the development process of the electronic equipment, MCU development and debugging are required to be carried out on a hardware development board. At present, the mainstream MCU suppliers in the market do not unify simulators such as semiconductors, micro-cores (Elite) and the like, have different interfaces and large packaging, and occupy the area of a PCB (printed Circuit Board); meanwhile, because the application occasions of the MCU are different, some MCU is used in strong current control occasions, and can be easily connected to a computer end through the simulator in a debugging process, the simulator and the computer are damaged, and even people can be injured in serious cases.
In addition, the adapter plate of the existing simulator only aims at a single series of MCU series, and can not meet the debugging requirements of MCU of various models. Although the adapter plate of the existing simulator is also protected, only conversion or isolation is performed, and the isolator adopts an optocoupler mode, so that the size is large, and the practical requirements of users can not be met completely, and the application system and the personal safety of the users can not be protected.
SUMMERY OF THE UTILITY MODEL
The to-be-solved technical problem of the utility model lies in, to the above-mentioned defect of prior art, a hold coupling isolated conversion isolating circuit of multiple model MCU emulation ware of adaptation is provided.
The utility model provides a technical scheme that its technical problem adopted is: constructing a capacitive coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models, wherein the capacitive coupling isolation type conversion isolation circuit comprises a second emulator interface, a second isolation chipset and a second chip interface, and the second isolation chipset comprises a plurality of capacitive coupling isolation chips; the first end of the second isolation chipset is connected with the second emulator interface, and the second end of the second isolation chipset is connected with the second chip interface; the second isolation chipset comprises an isolation chip U4 and an isolation chip U5, the model of the isolation chip U4 is Si8600, and the model of the isolation chip U5 is Si 8600;
pin1 of the second emulator interface is connected with the isolation chip U4 and a first common power supply terminal VDD _ A2 of an isolation chip U5; pin2 of the second simulator interface is in idle connection; pin3 of the second emulator interface is connected to the first common ground GND _ a2 of the isolation chip U4 and the isolation chip U5; pin4 of the second emulator interface is connected with pin2 of the isolation chip U4; pin5 of the second emulator interface is connected with pin3 of the isolation chip U4; pin6 of the second emulator interface is connected with pin2 of the isolation chip U5; pin7 of the second emulator interface is connected with pin3 of the isolation chip U5;
pin1 of the isolating chip U4 and pin1 of the isolating chip U5 are connected with a first common power supply terminal VDD _ A2 of the isolating chip U4 and the isolating chip U5; pin4 of the isolating chip U4 and pin4 of the isolating chip U5 are connected with a first common ground GND _ A2 of the isolating chip U4 and the isolating chip U5; the pin 8 of the isolating chip U4 and the pin 8 of the isolating chip U5 are connected with the second common power supply terminal VDD _ B2 of the isolating chip U4 and the isolating chip U5; the pin5 of the isolation chip U4 and the pin5 of the isolation chip U5 are connected to the isolation chip U4 and a second common ground GND _ B2 of the isolation chip U5.
Implement the utility model discloses a capacity coupling isolated conversion isolating circuit of multiple model MCU emulation ware of adaptation has following beneficial effect: the utility model discloses use and hold the coupling and keep apart the chip, solved when emulation debugging commercial power supply or high voltage power supply product, because the damage problem of emulator, target product PC even that voltage breakdown arouses. And the simulation interface is simplified, the area of the PCB is reduced, the MCU can be adapted to various models, and the development efficiency is improved.
Drawings
The invention will be further explained with reference to the drawings and examples, wherein:
fig. 1 is a schematic structural diagram of a capacitive-coupled isolation type conversion isolation circuit adapted to MCU emulators of various models according to an embodiment;
FIG. 2a is a circuit diagram of a second emulator interface 201 provided by an embodiment;
FIG. 2b is a circuit diagram of a second isolated chipset 202 according to an embodiment;
fig. 2c is a circuit diagram of the second chip interface 203 according to an embodiment.
Detailed Description
In order to clearly understand the technical features, objects, and effects of the present invention, the embodiments of the present invention will be described in detail with reference to the accompanying drawings.
Examples
Referring to fig. 1, fig. 2a, fig. 2b, and fig. 2c, the capacitive coupling isolation type conversion isolation circuit adapted to MCU emulators of various models in the present embodiment includes a second emulator interface 201, a second isolation chipset 202, and a second chip interface 203, where the second isolation chipset 202 includes a plurality of capacitive coupling isolation chips; the first end of the second isolation chipset 202 is connected to the second emulator interface 201, and the second end of the second isolation chipset 202 is connected to the second chip interface 203.
In this embodiment, the second isolation chipset 202 includes an isolation chip U4 and an isolation chip U5, the model of the isolation chip U4 is Si8600, the model of the isolation chip U5 is Si8600, and the parameters of the Si8600 chip may refer to the prior art, which is not described herein again.
Pin1 of the second emulator interface 201 is connected to the isolation chip U4 and the first common power supply terminal VDD _ a2 of the isolation chip U5; pin2 of the second emulator interface 201 is idle; pin3 of the second emulator interface 201 is connected to the first common ground GND _ a2 of the isolation chip U4 and the isolation chip U5; pin4 of the second emulator interface 201 is connected to pin2 of the isolation chip U4; pin5 of the second emulator interface 201 is connected to pin3 of the isolation chip U4; pin6 of the second emulator interface 201 is connected to pin2 of the isolation chip U5; pin7 of the second emulator interface 201 is connected to pin3 of the isolation chip U5.
Pin1 of the isolation chip U4 and pin1 of the isolation chip U5 are connected with a first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5; pin4 of the isolation chip U4 and pin4 of the isolation chip U5 are connected to the first common ground GND _ A2 of the isolation chip U4 and the isolation chip U5; pin 8 of the isolation chip U4 and pin 8 of the isolation chip U5 are connected with the isolation chip U4 and a second common power supply terminal VDD _ B2 of the isolation chip U5; pin5 of the isolated chip U4 and pin5 of the isolated chip U5 are connected to the second common ground GND _ B2 of the isolated chip U4 and the isolated chip U5.
In this embodiment, pin1 of the second chip interface 203 is connected to the second common power supply terminal VDD _ B2 of the isolated chip U4 and the isolated chip U5; pin1 of the second chip interface 203 is connected to pin5 of the second chip interface 203 through a switch J15; pin2 of the second emulator interface 201 is idle; pin3 of the second emulator interface 201 is connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5; pin4 of the second chip interface 203 is connected to pin7 of the isolation chip U4; pin5 of the second chip interface 203 is connected to pin6 of the isolation chip U4; pin6 of the second chip interface 203 is connected to pin7 of the isolation chip U5; pin7 of the second chip interface 203 is connected to pin6 of the isolation chip U5.
In this embodiment, the pin2 and the pin3 of the isolation chip U4 are connected to the first common power supply terminal VDD _ a2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors, the pin2 of the isolation chip U4 is connected to the first common power supply terminal VDD _ a2 through a resistor RA20, and the pin3 of the isolation chip U4 is connected to the first common power supply terminal VDD _ a2 through a resistor RA 21. The pin6 and the pin7 of the isolation chip U4 are connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors; the pin6 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB21, and the pin7 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB 20. Pin6 and pin7 of the isolation chip U5 are connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5 through pull-down resistors, pin6 of the isolation chip U5 is connected to the second common ground GND _ B2 through a resistor RB50, and pin7 of the isolation chip U5 is connected to the second common ground GND _ B2 through a resistor RB 51.
Pin1 of the isolation chip U4 is connected to the first common power supply terminal VDD _ A2 through a resistor RA2, and pin1 of the isolation chip U4 is connected to the first common ground terminal GND _ A2 through a capacitor CA 2. The pin 8 of the isolation chip U4 is connected to the second common power supply terminal VDD _ B2 through a resistor RB2, and the pin 8 of the isolation chip U4 is connected to the second common ground terminal GND _ B2 through a capacitor CB 2.
Pin1 of the isolation chip U5 is connected to the first common power supply terminal VDD _ A2 through a resistor RA5, and pin1 of the isolation chip U5 is connected to the first common ground terminal GND _ A2 through a capacitor CA 5. The pin 8 of the isolation chip U5 is connected to the second common power supply terminal VDD _ B2 through a resistor RB5, and the pin 8 of the isolation chip U5 is connected to the second common ground terminal GND _ B2 through a capacitor CB 5.
The present embodiment further includes a light emitting diode LED _ a2 and a light emitting diode LED _ B2.
The anode of the LED _ A2 is connected to the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5, and the cathode of the LED _ A2 is connected to the first common ground terminal GND _ A2 of the isolation chip U4 and the isolation chip U5. The anode of the LED _ a2 is connected to the first common power supply terminal VDD _ a2 through a resistor RLA 2.
The anode of the light emitting diode LED _ B2 is connected to the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5, and the cathode of the light emitting diode LED _ B2 is connected to the second common ground terminal GND _ B2 of the isolation chip U4 and the isolation chip U5. The anode of the LED _ B2 is connected to the second common power supply terminal VDD _ B2 through a resistor RLB 2.
Alternatively, when the MCU connected to the second emulator interface 201 in the capacitive-coupled isolation type conversion isolation circuit adapted to MCU emulators of various models in this embodiment is an ST-series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4, and Pin5 of the second chip interface 203 are in a working state.
Alternatively, in this embodiment, when the MCU connected to the second emulator interface 201 is an AVR-series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4, and Pin5 of the second chip interface 203 are in an operating state.
Alternatively, in this embodiment, when the MCU connected to the second emulator interface 201 is a PIC-series emulator, the switch J15 is turned on, and the Pin1, Pin2, Pin3, Pin5, Pin6, and Pin7 of the second chip interface 203 are in an operating state.
The embodiment solves the problem that when a user simulates and debugs a commercial power supply or high-voltage power supply product, the target product or even a PC (personal computer) is damaged due to voltage breakdown of the simulator. The high-voltage power supply circuit has the characteristics of high isolation voltage, small packaging size, simplified simulation interface, reduced PCB area, support of MCU of various brands, simulation debugging of various interfaces, high reliability, easy operability and the like, and is very suitable for development and debugging occasions with high-voltage power supply products, such as industrial control, instruments and meters and the like.
The isolation simulation converting circuit of this embodiment has been applied to in electronic type intelligent electric energy meter development and debugging, because the power supply of intelligent electric energy meter adopts the commercial power supply, has the phenomenon of damaging emulator and PC among the debugging process, uses this utility model discloses afterwards, the emulator, the damage phenomenon of electric energy meter and PC has disappeared, the protection of very big degree user's product and personal safety, has promoted development efficiency, has reduced the loss.
The above embodiments are only for illustrating the technical concept and features of the present invention, and the purpose of the embodiments is to enable people skilled in the art to understand the contents of the present invention and implement the present invention accordingly, which can not limit the protection scope of the present invention. All equivalent changes and modifications made within the scope of the claims of the present invention shall fall within the scope of the claims of the present invention.
Claims (7)
1. A capacitive coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models is characterized by comprising a second emulator interface (201), a second isolation chipset (202) and a second chip interface (203), wherein the second isolation chipset (202) comprises a plurality of capacitive coupling isolation chips; a first end of the second isolation chipset (202) is connected with the second emulator interface (201), and a second end of the second isolation chipset (202) is connected with the second chip interface (203); the second isolation chipset (202) comprises an isolation chip U4 and an isolation chip U5, wherein the model of the isolation chip U4 is Si8600, and the model of the isolation chip U5 is Si 8600;
pin1 of the second emulator interface (201) is connected with the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5; pin2 of the second emulator interface (201) is connected in an air-connected mode; pin3 of the second emulator interface (201) is connected to the first common ground GND _ a2 of the isolation chip U4 and the isolation chip U5; pin4 of the second emulator interface (201) is connected with pin2 of the isolation chip U4; pin5 of the second emulator interface (201) is connected with pin3 of the isolation chip U4; pin6 of the second emulator interface (201) is connected with pin2 of the isolation chip U5; pin7 of the second emulator interface (201) is connected with pin3 of the isolation chip U5;
pin1 of the isolating chip U4 and pin1 of the isolating chip U5 are connected with a first common power supply terminal VDD _ A2 of the isolating chip U4 and the isolating chip U5; pin4 of the isolating chip U4 and pin4 of the isolating chip U5 are connected with a first common ground GND _ A2 of the isolating chip U4 and the isolating chip U5; the pin 8 of the isolating chip U4 and the pin 8 of the isolating chip U5 are connected with the second common power supply terminal VDD _ B2 of the isolating chip U4 and the isolating chip U5; the pin5 of the isolation chip U4 and the pin5 of the isolation chip U5 are connected to the isolation chip U4 and a second common ground GND _ B2 of the isolation chip U5.
2. The conversion isolation circuit of capacitive coupling and isolation type for adapting MCU emulators in various models according to claim 1, wherein pin1 of the second chip interface (203) is connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5; pin1 of the second chip interface (203) is connected with pin5 of the second chip interface (203) through a switch J15; pin2 of the second emulator interface (201) is connected in an air-connected mode; pin3 of the second emulator interface (201) is connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5; pin4 of the second chip interface (203) is connected with pin7 of the isolation chip U4; pin5 of the second chip interface (203) is connected with pin6 of the isolation chip U4; pin6 of the second chip interface (203) is connected with pin7 of the isolation chip U5; pin7 of the second chip interface (203) is connected to pin6 of the isolation chip U5.
3. The capacity coupling isolation type conversion isolation circuit adapting to the MCU emulators in various models as claimed in claim 2, wherein pin2 and pin3 of the isolation chip U4 are connected with the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors, and pin6 and pin7 of the isolation chip U4 are connected with the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5 through pull-up resistors;
the pin6 and the pin7 of the isolation chip U5 are connected to the second common ground GND _ B2 of the isolation chip U4 and the isolation chip U5 through pull-down resistors.
4. The capacitive-coupling isolation type conversion isolation circuit adapting to MCU emulators of various models according to claim 2, further comprising a light emitting diode LED _ A2 and a light emitting diode LED _ B2;
the anode of the LED _ A2 is connected to the first common power supply terminal VDD _ A2 of the isolation chip U4 and the isolation chip U5, and the cathode of the LED _ A2 is connected to the first common ground terminal GND _ A2 of the isolation chip U4 and the isolation chip U5;
the anode of the light emitting diode LED _ B2 is connected to the second common power supply terminal VDD _ B2 of the isolation chip U4 and the isolation chip U5, and the cathode of the light emitting diode LED _ B2 is connected to the second common ground terminal GND _ B2 of the isolation chip U4 and the isolation chip U5.
5. The conversion isolation circuit of capacitive coupling and isolation type for adapting to MCU emulators of various models as claimed in claim 3, wherein when the MCU connected with the second emulator interface (201) is an ST-series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4 and Pin5 of the second chip interface (203) are in working state.
6. The conversion isolation circuit of capacitive coupling and isolation type for adapting to MCU emulators of various models as claimed in claim 3, wherein when the MCU connected to the second emulator interface (201) is an AVR series emulator, the switch J15 is turned off, and the Pin1, Pin2, Pin3, Pin4 and Pin5 of the second chip interface (203) are in working state.
7. The conversion isolation circuit of capacitive coupling and isolation type for adapting to MCU emulators of various models according to claim 3, wherein when the MCU connected with the second emulator interface (201) is an emulator of PIC series, the switch J15 is turned on, and the Pin1, Pin2, Pin3, Pin5, Pin6 and Pin7 of the second chip interface (203) are in working state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020473370.8U CN211787070U (en) | 2020-04-03 | 2020-04-03 | Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202020473370.8U CN211787070U (en) | 2020-04-03 | 2020-04-03 | Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN211787070U true CN211787070U (en) | 2020-10-27 |
Family
ID=72959494
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202020473370.8U Active CN211787070U (en) | 2020-04-03 | 2020-04-03 | Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN211787070U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111459860A (en) * | 2020-04-03 | 2020-07-28 | 世强先进(深圳)科技股份有限公司 | Universal conversion isolation circuit adaptive to MCU emulators of various models |
-
2020
- 2020-04-03 CN CN202020473370.8U patent/CN211787070U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111459860A (en) * | 2020-04-03 | 2020-07-28 | 世强先进(深圳)科技股份有限公司 | Universal conversion isolation circuit adaptive to MCU emulators of various models |
| CN111459860B (en) * | 2020-04-03 | 2024-06-14 | 世强先进(深圳)科技股份有限公司 | Universal conversion isolation circuit adapting to MCU simulators with various models |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101453313B (en) | Communication circuit for master-slave equipment | |
| CN209030353U (en) | Interface circuit and device | |
| CN211787070U (en) | Capacity coupling isolation type conversion isolation circuit adaptive to MCU emulators of various models | |
| CN107678356A (en) | Flexible direct current power transmission system nature imitation experiment device and method based on fpga chip platform | |
| CN105717833B (en) | Intelligent environment protection number adopts instrument mainboard and working method | |
| CN211928575U (en) | Universal conversion isolation circuit adaptive to MCU (micro control unit) emulators with various ARM (advanced RISC machines) kernels | |
| CN211787069U (en) | General conversion isolation circuit of adaptation ruisa MCU simulator | |
| CN211928576U (en) | Universal conversion isolation circuit adaptive to MCU emulators of various models | |
| CN101354584B (en) | Multichannel analog signal generator | |
| CN104994040B (en) | A kind of Ethernet switch and its multiplexed port method of application | |
| CN111459860A (en) | Universal conversion isolation circuit adaptive to MCU emulators of various models | |
| CN104967526A (en) | Serial port communication server | |
| CN204481826U (en) | Network serial port tester | |
| CN103078663A (en) | Energy-saving network equipment | |
| CN203445901U (en) | Self-adaptive Ethernet reinforced switch | |
| CN202679408U (en) | IEC 61850 electric power protocol conversion system | |
| CN109039270B (en) | Header box circuit of intelligent photovoltaic power station simulator | |
| CN107643789B (en) | Intelligent electronic equipment of transformer substation | |
| CN204101938U (en) | A kind of CAN isolated communication protection circuit | |
| CN206726000U (en) | Signal-processing board | |
| CN219758824U (en) | One-to-many asynchronous communication interface debugging device and debugging board | |
| CN217982607U (en) | Two-coordinate radar semi-physical operation simulation training device | |
| CN109557841B (en) | Self-detection system based on wireless equipment | |
| CN208420142U (en) | A kind of dynamic light rail weighing instrument data collector | |
| CN217718672U (en) | Hard disk detection and repair control circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |