CN210514978U - Development kit based on NXPi.MX8MQ - Google Patents
Development kit based on NXPi.MX8MQ Download PDFInfo
- Publication number
- CN210514978U CN210514978U CN201921531507.4U CN201921531507U CN210514978U CN 210514978 U CN210514978 U CN 210514978U CN 201921531507 U CN201921531507 U CN 201921531507U CN 210514978 U CN210514978 U CN 210514978U
- Authority
- CN
- China
- Prior art keywords
- chip
- module
- wifi
- mx8mq
- nxpi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Stored Programmes (AREA)
- Debugging And Monitoring (AREA)
Abstract
The utility model discloses a development external member based on NXPi.MX8MQ, include: the main control chip is respectively connected with the WIFI/BT module, the debugging module and the FPC module in a data control mode, the power supply is respectively electrically connected with the WIFI/BT module, the debugging module and the FPC module, the development performance is higher, the debugging module can effectively achieve PCBA replacement, an interface does not need to be configured on a PC again, the WIFI/BT module and the FCB module are connected again to be the same, and the wider development space can be achieved.
Description
Technical Field
The utility model belongs to the technical field of the chip development and specifically relates to a development external member based on NXPi.MX8MQ.
Background
The development kit is a singlechip development tool integrating a plurality of interfaces such as simulation, input and output, usb, lcd, network and the like. The USB interface is connected with a computer, has the functions of high-speed code downloading, online debugging, breakpoint, single step, variable observation, register observation and the like, and realizes real-time online simulation and debugging of the singlechip. The development kit can assist beginners and designers to quickly evaluate and develop various applications, and is familiar with mastering hardware principles and protocol stacks.
However, the effect that can be realized by the development kit in the prior art is fixed, the creativity is low, and the development space of the chip structure is easy to be fixed during development.
SUMMERY OF THE UTILITY MODEL
The utility model discloses an it is not enough to overcome above-mentioned condition, aims at providing the technical scheme that can solve above-mentioned problem.
A nxpi.mx8mq-based development kit, comprising: the main control chip is respectively connected with the WIFI/BT module, the debugging module and the FPC module in a data control mode, and the power supply is respectively electrically connected with the WIFI/BT module, the debugging module and the FPC module.
As a further aspect of the present invention: the main control chip adopts a control chip with the model of i.MX8MQ.
As a further aspect of the present invention: the WiFi/BT module comprises: the antenna comprises a WiFi/BT chip, two IPX antenna pedestals, a WiFi terminal pin in the WiFi/BT chip is connected with one of the IPX antenna pedestals, and a Bluetooth terminal pin in the WiFi/BT chip is connected with the other IPX antenna pedestal;
the main control chip is connected with the WiFi/BT chip through three terminal pins of I2S, UART and 4-bit SDIO respectively.
As a further aspect of the present invention: the WiFi/BT chip adopts a communication chip with the model number of AP 6354.
As a further aspect of the present invention: the FPC module includes: each FPC seat is electrically connected with a power supply, and the main control chip is respectively connected to the three FPC seats through three terminal pins of MIPI-CS11, MIPI-CS12 and MIPI-DSI.
As a further aspect of the present invention: the FPC seat adopts the FPC seat of 30pin specification.
As a further aspect of the present invention: the debugging module comprises: the debugging chip is connected with the connector, the UART pin of the main control chip is connected with the debugging chip, and the debugging chip is connected with the power supply.
As a further aspect of the present invention: the debugging chip adopts a model SP3232 EEYTTL-232 chip.
Compared with the prior art, the beneficial effects of the utility model are that: the development performance is higher, the debugging module can be effectively realized the PCBA under the condition of changing, need not dispose the interface on the PC again, it is as good to reconnect, and WIFI/BT module and FCB module can realize more extensive development space.
Additional aspects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without inventive exercise.
Fig. 1 is a schematic block diagram of the present invention.
Fig. 2 is a schematic diagram of the WiFi/BT module of the present invention.
Fig. 3 is a schematic diagram of the FPC module of the present invention.
Fig. 4 is a schematic diagram of the debugging module of the present invention.
Fig. 5 is a schematic circuit diagram of a WiFi/BT chip in the WiFi/BT module according to the present invention.
Fig. 6 is a schematic diagram of two circuits of the WiFi/BT chip in the WiFi/BT module of the present invention.
Fig. 7 is a schematic circuit diagram of a WiFi/BT chip in a WiFi/BT module according to the present invention.
Fig. 8 is a schematic diagram of four circuits of the WiFi/BT chip in the WiFi/BT module of the present invention.
Fig. 9 is a schematic circuit diagram of the IPX antenna pedestal of the present invention.
Fig. 10 is a schematic circuit diagram of one FPC holder in the FPC module of the present invention.
Fig. 11 is a schematic circuit diagram of two FPC holders in the FPC module of the present invention.
Fig. 12 is a schematic circuit diagram of three FPC holders in the FPC module of the present invention.
Fig. 13 is a schematic circuit diagram of a debug chip in the debug module of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be described clearly and completely below, and it should be understood that the described embodiments are only some embodiments of the present invention, but not all embodiments. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Referring to fig. 1 to 13, in an embodiment of the present invention, a development kit based on nxpi.mx8mq includes: the main control chip 3 is respectively connected with the WIFI/BT module 4, the debugging module 2 and the FPC module 1 in a data control mode, and the power supply 5 is respectively electrically connected with the WIFI/BT module 4, the debugging module 2 and the FPC module 1.
The main control chip 3 adopts a control chip with the model number of i.MX8MQ.
The WIFI/BT module 4 includes: the antenna comprises a WiFi/BT chip, two IPX antenna pedestals, a WiFi terminal pin in the WiFi/BT chip is connected with one of the IPX antenna pedestals, and a Bluetooth terminal pin in the WiFi/BT chip is connected with the other IPX antenna pedestal;
the main control chip 3 is connected with the WiFi/BT chip through three terminal pins of I2S, UART and 4-bit SDIO respectively. The WiFi/BT chip adopts a communication chip with the model number of AP 6354.
The FPC module 1 includes: each FPC seat is electrically connected with a power supply 5, and the main control chip 3 is respectively connected to the three FPC seats through three terminal pins of MIPI-CS11, MIPI-CS12 and MIPI-DSI. The FPC seat adopts the FPC seat of 30pin specification, compares in the connector that the tradition adopted, and the FPC seat is more applicable to the market, and no matter be the production manufacturing convenience, the manufacturability of later stage development all compares in traditional MOLEX 75784 and adds one's taste 0160 connector better.
The debugging module 2 comprises: debugging chip, connector, the debugging chip is connected with the connector, main control chip 3's UART foot is connected with the debugging chip, the debugging chip connects power 5. The debugging chip adopts a model SP3232 EEYTTL-232 chip.
It is obvious to a person skilled in the art that the invention is not restricted to details of the above-described exemplary embodiments, but that it can be implemented in other specific forms without departing from the spirit or essential characteristics of the invention. The present embodiments are therefore to be considered in all respects as illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than by the foregoing description, and all changes which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.
Claims (8)
1. A development kit based on nxpi.mx8mq, comprising: the main control chip is respectively connected with the WIFI/BT module, the debugging module and the FPC module in a data control mode, and the power supply is respectively electrically connected with the WIFI/BT module, the debugging module and the FPC module.
2. The development kit based on NXPi.MX8MQ as claimed in claim 1, wherein the master control chip is a control chip of type i.MX8MQ.
3. The nxpi.mx8mq-based development kit of claim 1, wherein the WiFi/BT module comprises: the antenna comprises a WiFi/BT chip, two IPX antenna pedestals, a WiFi terminal pin in the WiFi/BT chip is connected with one of the IPX antenna pedestals, and a Bluetooth terminal pin in the WiFi/BT chip is connected with the other IPX antenna pedestal;
the main control chip is connected with the WiFi/BT chip through three terminal pins of I2S, UART and 4-bit SDIO respectively.
4. The development kit based on NXPi.MX8MQ as claimed in claim 3, wherein the WiFi/BT chip is a communication chip with the model number AP 6354.
5. The nxpi.mx8mq-based development kit of claim 1, wherein the FPC module comprises: each FPC seat is electrically connected with a power supply, and the main control chip is respectively connected to the three FPC seats through three terminal pins of MIPI-CS11, MIPI-CS12 and MIPI-DSI.
6. The NXPi.MX8MQ-based development kit of claim 5, wherein the FPC board is a 30pin format FPC board.
7. The nxpi.mx8mq-based development kit of claim 1, wherein the debug module comprises: the debugging chip is connected with the connector, the UART pin of the main control chip is connected with the debugging chip, and the debugging chip is connected with the power supply.
8. The NXPi.MX8MQ-based development kit of claim 7, wherein the debugging chip is a model SP3232 EEYTTL-232 chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201921531507.4U CN210514978U (en) | 2019-09-16 | 2019-09-16 | Development kit based on NXPi.MX8MQ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201921531507.4U CN210514978U (en) | 2019-09-16 | 2019-09-16 | Development kit based on NXPi.MX8MQ |
Publications (1)
Publication Number | Publication Date |
---|---|
CN210514978U true CN210514978U (en) | 2020-05-12 |
Family
ID=70569957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201921531507.4U Active CN210514978U (en) | 2019-09-16 | 2019-09-16 | Development kit based on NXPi.MX8MQ |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN210514978U (en) |
-
2019
- 2019-09-16 CN CN201921531507.4U patent/CN210514978U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107153622B (en) | A kind of drive control method based on spi bus | |
CN103616935B (en) | A kind of embedded computer board | |
CN203520391U (en) | Data transmission multiplexing device | |
CN105159617A (en) | Pooled storage system framework | |
CN210514978U (en) | Development kit based on NXPi.MX8MQ | |
CN208538025U (en) | A kind of server for supporting 10 hot-plug hard disks | |
CN102693203A (en) | Embedded USB (universal serial bus) host | |
CN205015832U (en) | Multicomputer auto -change over device with quick charge function | |
CN217739894U (en) | Novel support USB 4's Type-C interface test device | |
CN207503227U (en) | A kind of core board based on embedded system | |
CN210986115U (en) | High-compatibility isoSPI communication gateway | |
CN210983388U (en) | Board card capable of converting one path to multiple paths of PCI-E and PCI bus interfaces | |
CN107391405A (en) | Usb circuit and USB device | |
CN201113097Y (en) | Power supply line/net twine two-in-one device for notebook computer | |
CN208819045U (en) | A kind of FPGA development board | |
CN205959134U (en) | Computer and inside computer motherboard thereof | |
TWM463385U (en) | Detachable type expansion interface device | |
CN111752784A (en) | DIL (digital information language) test platform and method for serial high-speed interface | |
CN214586473U (en) | Spliced input/output module circuit | |
CN216016890U (en) | Dual-core 4U data communication gateway | |
CN205750414U (en) | A kind of high-sensitive USB interface and mainboard thereof | |
CN205945996U (en) | High definition multimedia interface's multiplex circuit | |
CN217486493U (en) | Two-channel software radio board card | |
CN220455836U (en) | Intel ADL-S-based mainboard and computer equipment | |
CN213876709U (en) | Debugging device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |