CN209387863U - Radar Signal Processing platform based on FPGA, DSP and ARM - Google Patents

Abstract

The utility model proposes a kind of Radar Signal Processing platform based on FPGA, DSP and ARM, including fpga chip, dsp chip, arm processor module and 4 chip external memory SSRAM, dsp chip, arm processor module and chip external memory carry out two-way communication link between fpga chip；Fpga chip is for being responsible for completing Digital Down Convert, sequence circuit generation, peripheral interface circuit, Radar Signal Processing dsp chip for completing sliding window detection and Plot coherence algorithm；Communication Control of the arm processor module for signal processing platform and radar terminal and other subsystems, while reception/transmitting correction calculation can be participated in；Chip external memory is used to need temporary a large amount of intermediate calculation results in storage signal processing calculating process；The features such as platform has processing speed fast, and flexible design, equipment volume is small, and structure is simple, small power consumption, high reliablity.

Description

Radar Signal Processing platform based on FPGA, DSP and ARM

Technical field

The utility model relates to a kind of ground, onboard radar system signal processing technology field more particularly to one kind to be based on The Radar Signal Processing platform of FPGA, DSP and ARM.

Background technique

The primary and foremost purpose of Radar Signal Processing is exactly to eliminate or reduce various interference by the processing to signal is received, make an uproar Sound, to be easy to extract information needed and improve the quality of infomation detection.It is graduallyd mature as modern radar is theoretical, it is various advanced Radar Technology constantly occurs, and the design of these radar New Systems, new technology is both needed to give by Digital Radar Signal Processing technology To realize.

Traditional Radar Signal Processing System equipment amount is big, and structure is complicated, and reliability is lower, higher cost.With integrated Horizontal the dashing forward of the continuous development of circuit itself, the continuous diminution of device size, the continuous improvement of integrated level, kinds of processes flies violent Into entire Radar Signal Processing System, which is integrated on one piece of board, becomes possible.In some cases, such as overall system Design scheme have in cost performance, in structure size, in weight it is special consider, post and wish digital processing end in completion system Under the premise of function, it can be reduced the type and quantity of board as far as possible.

Chinese patent literature (notification number CN 105974365A) discloses a kind of radar signal general processing platform, belongs to thunder Up to signal handling equipment technical field.It is made of communication board, processing board etc., its main feature is that: it is equipped in cabinet by socket Communication board, timing plate, interface board I, interface board II, processing board, signal source board, cabinet passes through interface board I outside, interface board II is installed There is the interface being adapted to one by one with communication board, timing plate, processing board, signal source board；Man machine operation interface is provided on communication board.It is real Existing signal processing and monitoring integrated management, integrated level are high；Cabinet supports optical fiber, network interface, RS422 multiple interfaces, good compatibility. Unified shader and programming language improve the maintainability and scalability of system.But the data of the radar signal general processing platform Rate cannot achieve directly processing directly storage.

Therefore, it is necessary to propose one kind with high-end scale programmable logic device (FPGA), high performance float-point DSP core Piece and arm processor module are the hardware integration platform of main frame, are based on this platform, we can complete port number The processing of the relatively not high radar signal of less, data transfer rate has processing speed fast, and flexible design, equipment volume is small, structure Simply, small power consumption, the Radar Signal Processing platform based on FPGA, DSP and ARM of high reliablity.

Utility model content

As small as possible, simple and reliable for structure, full-featured, the lower data of price that the utility model proposes a kind of volumes Directly handle the Radar Signal Processing platform based on FPGA, DSP and ARM directly stored.

In order to solve the above-mentioned technical problem, the technical solution of the utility model is achieved in that this is based on FPGA, DSP With the Radar Signal Processing platform of ARM, which is characterized in that at fpga chip, at least one dsp chip, at least one ARM Manage device module and at least a piece of chip external memory SRAM, the dsp chip, the arm processor module and described external storage Device carries out two-way communication link between the fpga chip；The fpga chip for be responsible for complete Digital Down Convert, when The generation of sequence circuit, peripheral interface circuit, Radar Signal Processing, the dsp chip are calculated for completing sliding window detection and Plot coherence Method；Communication Control of the arm processor module for signal processing platform and radar terminal and other subsystems, while can be with Participate in reception/transmitting correction calculation；The chip external memory is used to need in storage signal processing calculating process temporary big Measure intermediate calculation results.

By adopting the above technical scheme, FPGA, DSP and ARM is integrated, radar terminal detection is received by fpga chip Signal data, the radar signal data after reception carry out data processing by dsp chip, and analyze processing result；Root According to processing result, the transmitting and reception of radar signal are controlled by arm processor module；It is deposited again by chip external memory Storage.It can be converted by adopting the above technical scheme by collected radar signal after fpga chip pre-processes radar Radar signal data carry out processing using dsp chip and extract and then can directly be deposited by radar data from large to small It stores up and is transmitted to computer or server is analyzed and processed, then realize the real-time processing of the data of radar signal in this way；And It is wrong in copy procedure or lose not need to avoid big radar data as traditional method, while improving processing The time of data also reduces the volume of radar processing platform.The Radar Signal Processing platform tool based on FPGA, DSP and ARM There is the features such as processing speed is fast, and flexible design, equipment volume is small, and structure is simple, small power consumption, high reliablity, will can largely acquire The data arrived carry out in real time directly processing, the practical and effective low capacity data obtained after processing at the scene, then to carry out rear end small Capacity storage can save data export in this way and import the time, save the requirement to mass-memory unit, save manpower, together When can complete the processing for the radar signal that data channel is relatively fewer, data transfer rate is not relatively high while be suitable for ground and airborne In radar system.

Further improvement lies in that, being somebody's turn to do the Radar Signal Processing platform based on FPGA, DSP and ARM further includes when as this hair FLASH chip, the FLASH chip are connected on the external bus of the dsp chip, and the FLASH chip is used to be used as DSP The load chip of chip supports no current to supply for storing DSP bootstrap and application program and for the permanent preservation of data Data in the case where answering save.Using the data of FLASH storage final process, the later period is facilitated to check.

Further improvement lies in that, the chip external memory includes one of SRAM, SDRAM and SSRAM when as this hair Or it is a variety of.Chip external memory, which is mainly used to store in signal processing calculating process, needs temporary a large amount of intermediate calculation results, can With according to different needs and the different processor module that need to carry is selected.

Further improvement lies in that, being somebody's turn to do the Radar Signal Processing platform based on FPGA, DSP and ARM further includes when as this hair Peripheral auxiliary circuits, the peripheral auxiliary circuits include the interface of dsp chip and chip external memory SDRAM, dsp chip with The interface and dsp chip of FLASH chip and the interface of fpga chip.Dsp chip have one it is dedicated with chip external memory SDRAM The seamless connection with standard chip external memory SDRAM may be implemented in interface, supports 1024,512,256 page length, passes through The programming of chip external memory SDRAM control register in dsp chip can be achieved the selection of page length；The piece of dsp chip External storage space addressing range can be determined by the pin of setting/MSSD3~0.

Further improvement lies in that, the Radar Signal Processing includes process of pulse-compression, MTD/MTI filtering when as this hair Device processing, the processing of CFAR constant false alarm and self-adapting clutter figure and circuit design.

Further improvement lies in that, the dsp chip is equipped with 4 groups of power supplys when as this hair, is nuclear-electric power supply, simulation PLL respectively Power supply, internal DRAM power and I O power supply, the dsp chip have 2 clock reference voltage pins, respectively SCLK_VREF1 and SCLK_VREF2；SCLK_VREF1 and SCLK_VREF2 is the input terminal of clock, while also providing clock for external interface bus； The inside of the dsp chip is equipped with a PLL chip and clock driver chip, and PLL chip is drawn by the way that RATE2~0 SCLK is arranged Foot is by SCLK frequency multiplication to required nuclear clock, when the clock driver chip is for guaranteeing clock synchronization and simultaneously output multi-channel Clock provides system clock for chip external memory.Dsp chip is equipped with 4 groups of power supplys and the power reguirements under different working frequencies It is not quite similar.Therefore the power supply for meeting voltage and current requirement is selected when design power supply；In addition the power pin of dsp chip It needs shunt capacitance to uncouple, is needed to pay attention in PCB design；When the Interface design of the clock JTAG of DSP it is noted that on correctly Pull down pull-up resistor, data (tdi, tms, tdo, trst, emu) driving and clock-driven selection.

When as this hair further improvement lies in that, the connection relationship of the fpga chip and the dsp chip are as follows: (1) 64 Bi-directional data transfer bus, 32 address bus and the read-write of position enable；(2) two pairs of link ports, each link port are It is made of 4 two -way difference data lines and other 3 control signal；(3) other connection signals include: external interrupt, SDRAM Control signal, FLASH control signal, external port DMA control signal and reset signal.

When as this hair further improvement lies in that, between the fpga chip and the arm processor module specifically connecting Connect relationship are as follows: 32 internet data buses, 16 address bus and read-write control signal；Outside the fpga chip and piece Specific connection relationship between memory are as follows: 36 BDB Bi-directional Data Bus, 21 address bus and corresponding Read-write Catrol Signal.

Further improvement lies in that, the arm processor module connects the fpga chip with bus form when as this hair, It is communicated by driving with the fpga chip；The arm processor module is SAM-3471, using ARM9CPU, running frequency 208/416MHz is furnished with 4 32MB sdram memories, has several interfaces.Several interfaces include but is not limited to this: 3 UART port, 2 tunnel, 232 serial ports, 1 road 100M network interface and multiple serial ports, 100M network interface, USB HOST interface, USB device connect Mouth, audio interface, display interface, touch screen interface, extended keyboard interface, SD card interface, sim card interface etc..

Further improvement lies in that, clock driving uses the driving chip of IDT74 series when as this hair.

Compared with prior art, the utility model has the advantages that the radar based on FPGA, DSP and ARM Signal processing platform has processing speed fast, and flexible design, equipment volume is small, and structure is simple, small power consumption, the spies such as reliability height The data for largely collecting radar signal can be carried out at the scene in real time directly processing by point, and what is obtained after processing is practical and effective Low capacity data, then rear end low capacity storage is carried out, data export can be saved in this way and imports the time, saved to massive store Manpower is saved in the requirement of equipment；The Radar Signal Processing platform based on FPGA, DSP and ARM be suitable for all processing times compared with Long scene；The present apparatus is applicable in ground and onboard radar system simultaneously.

Detailed description of the invention

Fig. 1 is the fpga chip of the Radar Signal Processing platform based on FPGA, DSP and ARM of the utility model as whole The nucleus module of a design and the interaction concept figure of other devices；

The dsp chip internal structure of the Radar Signal Processing platform based on FPGA, DSP and ARM of the position Fig. 2 the utility model Block diagram；

Fig. 3 is DSP the and FLASH circuit of the Radar Signal Processing platform based on FPGA, DSP and ARM of the utility model Schematic diagram；

Fig. 4 is the arm processor module electricity of the Radar Signal Processing platform based on FPGA, DSP and ARM of the utility model Road schematic diagram；

Fig. 5 is that the Radar Signal Processing platform based on FPGA, DSP and ARM of the utility model constitutes schematic diagram.

Specific embodiment

Below in conjunction with the attached drawing in the embodiments of the present invention figure, to the technical scheme in the embodiment of the utility model Carry out clear, complete description.

Embodiment 1: as shown in figure 5, it is somebody's turn to do the Radar Signal Processing platform based on FPGA, DSP and ARM, including fpga chip, Dsp chip, arm processor module and 4 chip external memory SSRAM, the dsp chip, the arm processor module and described Chip external memory carries out two-way communication link between the fpga chip；The FPGA becomes under number for being responsible for completing Frequently, sequence circuit generation, peripheral interface circuit, Radar Signal Processing, the dsp chip are solidifying for completing sliding window detection and point mark Poly- algorithm；Communication Control of the arm processor for signal processing platform and radar terminal and other subsystems, while can be with Participate in reception/transmitting correction calculation；The chip external memory is used to need in storage signal processing calculating process temporary big Measure intermediate calculation results；The Radar Signal Processing platform based on FPGA, DSP and ARM further includes FLASH chip, the FLASH Chip is connected on the external bus of the dsp chip, and the FLASH chip is used to for the load chip as dsp chip DSP bootstrap and application program and the permanent preservation for data are stored, the data in the case where no current supply is supported to protect It deposits；Platform receives the signal data of radar terminal detection by fpga chip, radar signal data after reception by dsp chip into Row data processing, and processing result is analyzed；According to processing result, to the transmitting of radar signal and connect by ARM chip Take in row control.The data of final process facilitate the later period to check there are in FLASH；The chip external memory include SRAM, One of SDRAM and SSRAM or a variety of；The Radar Signal Processing platform based on FPGA, DSP and ARM further includes that periphery is auxiliary Circuit is helped, the peripheral auxiliary circuits include the interface, dsp chip and FLASH chip of dsp chip and chip external memory SDRAM Interface and dsp chip and fpga chip interface；The Radar Signal Processing includes process of pulse-compression, MTD/MTI filtering Device processing, the processing of CFAR constant false alarm and self-adapting clutter figure and circuit design；The dsp chip is equipped with 4 groups of power supplys, is core respectively Power supply, simulation PLL power supply, internal DRAM power and I O power supply, the dsp chip have 2 clock reference voltage pins, respectively SCLK_VREF1 and SCLK_VREF2；SCLK_VREF1 and SCLK_VREF2 is the input terminal of clock, while being also external interface Bus provides clock；The inside of the dsp chip is equipped with a PLL chip and clock driver chip, and PLL chip passes through setting The pin of SCLK RATE2~0 by SCLK frequency multiplication to required nuclear clock, the clock driver chip for guarantee clock it is synchronous and Output multi-channel clock simultaneously, provides system clock for chip external memory；The connection relationship of the fpga chip and the dsp chip Are as follows: (1) 64 bi-directional data transfer bus, 32 address bus and read-write enables；(2) two pairs of link ports, Mei Gelian Crossing is made of 4 two -way difference data lines and other 3 control signal；(3) other connection signals include: in outside Disconnected, SDRAM control signal, FLASH control signal, external port DMA control signal and reset signal；The fpga chip and described Specific connection relationship between arm processor module are as follows: 32 internet data buses, 16 address bus and read-write control Signal processed；Specific connection relationship between the fpga chip and chip external memory are as follows: 36 BDB Bi-directional Data Bus, 21 ground Location bus and corresponding read-write control signal；The arm processor module connects the fpga chip with bus form, passes through Driving is communicated with the fpga chip；The arm processor module is SAM-3471, using ARM9CPU, running frequency 208/ 416MHz is furnished with 4 32MB sdram memories, has several interfaces.Several interfaces include but is not limited to this: 3 UART Mouth, 2 tunnel, 232 serial ports, 1 road 100M network interface and multiple serial ports, 100M network interface, USB HOST interface, USB device interface, sound Frequency interface, display interface, touch screen interface, extended keyboard interface, SD card interface, sim card interface etc.；Clock driving uses The driving chip of IDT74 series.

Wherein, the fpga chip that (1) the utility model is selected is certain ultra-large logical device of company's forth generation high-performance, Its internal logic resource is as follows:

Equivalent logic unit (LE) is 353,600；

Adaptive logic module (ALM) is 141,400；

Register is 282,880；

M9K memory module is 1,248；

M144K memory module is 48；

In-line memory is 18,144kbits；

18*18 multiplier is 1,040；

The User IO that user can customize is 744；

Work core voltage is 0.9V, and power consumption is lower；

Monolithic fpga chip can be completed the circuits such as digital pulse compression, MTD/MTI filter, CFAR constant false alarm, clutter map and set Meter；Fpga chip is shown in Fig. 1 as the interaction concept figure of the nucleus module entirely designed and other devices in present design； Wherein in the distribution of remaining I/O pin, mainly interconnect between other subsystems pipe leg, while having reserved some pipes Foot is as test pin.

(2) dsp chip that the utility model is selected uses super Harvard structure, and static superscale, which operates, is suitble to multiprocessor Mode operation can directly constitute distributed parallel system and shared memory system, for big signal processing tasks and communication Structure optimization, internal structure block diagram are shown in Fig. 2.

Main performance is as follows:

Highest works dominant frequency up to 600MHz, supports single-instruction multiple-data (SIMD) to operate, at 3.6GFLOPs peak value floating-point Reason ability；

Support 32,40 floating point data formats of IEEE and 8,16,32 and 64 fixed-point data formats；

External bus width is 64, and speed is up to 125MHz；

1GB/SDE data throughput capabilities, 4 tunnel link channels can be provided, the transmission rate in each channel is up to 600MB/s；

Data/address bus is connected with the internal RAM of 6 4Mb in 4 128 pieces；

32 address bus provide the unified addressing space of 4G.

Using dsp chip carry out periphery circuit design when, have it is some it is especially noted that place, as power supply design, when Clock design, jtag interface etc..

The design needs load chip of a piece of FLASH chip as dsp chip, for storing the guidance journey of dsp chip Sequence and application program；Hardware system needs for FLASH chip to be connected on the external bus of dsp chip, and typical sch design is shown in Shown in Fig. 3.

(3) the utility model selection arm processor module is SAM-3471, and circuit is as shown in Figure 4.Type ARM product It is a low-power consumption, high performance risc core module, is suitable for military, control equipment, medical electronics, automotive electronics, holds The application such as terminal device.SAM-3471 module is furnished with 4 32MB using ARM9CPU, running frequency 208/416MHz Sdram memory has the external communication interfaces such as 3 UART ports, 2 tunnel, 232 serial ports, 1 road 100M network interface.It has been reserved on plate abundant Interface, comprising: serial ports, 100M network interface, USB HOST interface, USB device interface, audio interface, display interface, touch screen Interface, extended keyboard interface, SD card interface, sim card interface etc. use for debugging；Arm processor module is connected with bus form FPGA is met, is communicated by driving with FPGA.In specific logic G- Design, need to only be drawn referring to the reference sch circuit that producer provides The interface of ARM module and bottom plate processed, without going into seriously the framework of ARM inside modules.What is run on ARM computer is embedded Linux real time operating system software.According to mission requirements, using Ubuntu10.10 operating system virtual under virtual machine VMware, Application program is developed and compiled at QtCreator；Compiled program is copied into ARM embedded system by FTP mode, is led to It crosses the mode that starting script calls and debugs exploitation and operation.

The above is only the preferred embodiment of the utility model only, is not intended to limit the utility model, all at this Within the spirit and principle of utility model, any modification, equivalent substitution, improvement and etc. done should be included in the utility model Protection scope within.

Claims (10)

1. a kind of Radar Signal Processing platform based on FPGA, DSP and ARM, which is characterized in that including fpga chip, at least one A dsp chip, at least one arm processor module and at least a piece of chip external memory, the dsp chip, the arm processor Module and the chip external memory carry out two-way communication link between the fpga chip；The fpga chip is for being responsible for Digital Down Convert, sequence circuit generation, peripheral interface circuit, Radar Signal Processing are completed, the dsp chip is for completing sliding window Detection and Plot coherence algorithm；The arm processor module is for signal processing platform and radar terminal and other subsystems Communication Control, while reception/transmitting correction calculation can be participated in；The chip external memory is used in storage signal processing operation Temporary a large amount of intermediate calculation results are needed in journey.

2. the Radar Signal Processing platform according to claim 1 based on FPGA, DSP and ARM, which is characterized in that the base It further include FLASH chip in the Radar Signal Processing platform of FPGA, DSP and ARM, the FLASH chip is connected to the DSP core On the external bus of piece, the FLASH chip is for the load chip as dsp chip, for storing DSP bootstrap and answering With program and for the permanent preservation of data, the data in the case where no current supply is supported to save.

3. the Radar Signal Processing platform according to claim 2 based on FPGA, DSP and ARM, which is characterized in that described Chip external memory includes one of SRAM, SDRAM and SSRAM or a variety of.

4. the Radar Signal Processing platform according to claim 3 based on FPGA, DSP and ARM, which is characterized in that the base It further include peripheral auxiliary circuits in the Radar Signal Processing platform of FPGA, DSP and ARM, the peripheral auxiliary circuits include DSP core Interface, the interface of dsp chip and FLASH chip and the interface of dsp chip and fpga chip of piece and chip external memory SDRAM.

5. the Radar Signal Processing platform according to claim 3 based on FPGA, DSP and ARM, which is characterized in that described Radar Signal Processing include process of pulse-compression, MTD/MTI filter process, CFAR constant false alarm processing and self-adapting clutter figure and Circuit design.

6. the Radar Signal Processing platform according to claim 5 based on FPGA, DSP and ARM, which is characterized in that described Dsp chip is equipped with 4 groups of power supplys, is nuclear-electric power supply, simulation PLL power supply, internal DRAM power and I O power supply, the dsp chip respectively There are 2 clock reference voltage pins, respectively SCLK_VREF1 and SCLK_VREF2；When SCLK_VREF1 and SCLK_VREF2 are The input terminal of clock, while also clock is provided for external interface bus；The inside of the dsp chip be equipped with a PLL chip and when Clock driving chip, PLL chip is by being arranged the pin of SCLK RATE2~0 for SCLK frequency multiplication to required nuclear clock, the clock Driving chip provides system clock for guaranteeing clock synchronization and simultaneously output multi-channel clock for chip external memory.

7. the Radar Signal Processing platform according to claim 5 based on FPGA, DSP and ARM, which is characterized in that described The connection relationship of fpga chip and the dsp chip are as follows: (1) 64 bi-directional data transfer bus, 32 address bus with And read-write is enabled；(2) two pairs of link ports, each link port are by 4 two -way difference data lines and other 3 control signal structure At；(3) other connection signals include: external interrupt, SDRAM control signal, FLASH control signal, external port DMA control letter Number and reset signal.

8. the Radar Signal Processing platform according to claim 5 based on FPGA, DSP and ARM, which is characterized in that described Specific connection relationship between fpga chip and the arm processor module are as follows: 32 internet data buses, 16 addresses Bus and read-write control signal；Specific connection relationship between the fpga chip and chip external memory are as follows: 36 two-way numbers According to bus, 21 address bus and corresponding read-write control signal.

9. the Radar Signal Processing platform according to claim 5 based on FPGA, DSP and ARM, which is characterized in that described Arm processor module connects the fpga chip with bus form, is communicated by driving with the fpga chip；At the ARM Reason device module is SAM-3471, using ARM9CPU, running frequency 208/416MHz, is furnished with 4 32MB sdram memories, has Several interfaces.

10. the Radar Signal Processing platform according to claim 6 based on FPGA, DSP and ARM, which is characterized in that clock Driving uses the driving chip of IDT74 series.