CN208907999U - A kind of novel Raid buckle - Google Patents
A kind of novel Raid buckle Download PDFInfo
- Publication number
- CN208907999U CN208907999U CN201821974544.8U CN201821974544U CN208907999U CN 208907999 U CN208907999 U CN 208907999U CN 201821974544 U CN201821974544 U CN 201821974544U CN 208907999 U CN208907999 U CN 208907999U
- Authority
- CN
- China
- Prior art keywords
- raid
- buckle
- interface
- novel
- connector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 20
- 101100498818 Arabidopsis thaliana DDR4 gene Proteins 0.000 claims abstract description 14
- 239000002245 particle Substances 0.000 claims description 2
- 230000008054 signal transmission Effects 0.000 abstract description 3
- 238000011161 development Methods 0.000 abstract description 2
- 238000012827 research and development Methods 0.000 abstract description 2
- 239000002699 waste material Substances 0.000 abstract 1
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000000429 assembly Methods 0.000 description 1
- 230000000712 assembly Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Abstract
The utility model designs a kind of novel Raid buckle, including Raid controller, mezz connector, SAS connector, CPLD chip, DDR4 memory grain, memory module, power module, super capacitor charge-discharge modules, suitable mezz connector is selected, is used as raid buckle and mainboard signal transmission.The novel Raid buckle includes 2 x4slimesas, for connecting external hard disk, transmits SAS3.0 signal.The interface is than conventional sas interface smallerization, more saving space.Add CPLD chip, the operations such as management board power-on and power-off, reset.It is programmed by CPLD in house software, realizes the logic control to power down protection and super capacitor charge and discharge.Traditional logic circuit is replaced using software programming in CPLD, greatly reduces number of parts in raid card, is reduced research and development cost, is shortened the development cycle.The raid buckle is fully functional, and area is smaller, can directly be buckled on mainboard, takes full advantage of mainboard upper space, does not waste PCIE slot position, meets the customization demand of client.
Description
Technical field
The utility model relates to server storage device technical fields, specifically provide a kind of novel Raid buckle.
Background technique
RAID be it is a kind of the independent physical hard disk of muti-piece is differently combined to form a logic hard disk, thus
There is provided than single hard disk has higher performance and provides the technology of data redundancy.RAID card is generally divided into hard RAID card and soft
Two kinds of RAID card, be exactly hard RAID, independent RAID card, the integrated RAID core of mainboard by realize RAID function with hardware
Piece is all hard RAID.By software and refer to using CPU the common calculating for completing RAID, software using the RAID card of CPU
RAID occupancy cpu resource is higher, and most server apparatus are hardware RAIDs.In the prior art, using conventional logic
Circuit module realizes the control to power down protection and super capacitor charge-discharge modules, the logic circuit part ratio of this method routine
More, occupied space is more, causes board space too compact.
Summary of the invention
A kind of in order to solve the above problems, the utility model proposes novel Raid buckle, can simplify logic circuit, reduce
Number of parts.
The utility model embodiment provides a kind of novel Raid buckle, comprising:
Raid controller, mezz connector, SAS connector, CPLD chip, DDR4 memory grain, memory module, power supply mould
Block, super capacitor charge-discharge modules；
The Raid controller is connected by mezz connector with mainboard；The Raid controller by PCIEx8 with it is described
Mezz connector communicates with each other；The mezz connector is also connected with power module；
The Raid controller is connected by SAS connector with external hard drive, and SAS3.0 signal is transmitted；The Raid control
Device is communicated by I2C agreement with CPLD chip；
The super capacitor charge-discharge modules are connected directly with power module, for providing power supply protection when board power down.
It is further, described that state novel Raid buckle further include debugging interface；The debugging interface is controlled with Raid respectively
Device is connected with CPLD chip.
Further, the debugging interface includes URAT debugging interface, CPLD debugging interface JTAG and raid controller tune
Try a mouthful EJTAG.
It further, is the input control order of Raid controller by debugging interface URAT and debugging interface EJTAG；Pass through
Debugging interface JTAG is the input control order of CPLD chip.
Further, the novel Raid buckle further includes super capacitor interface；The super capacitor interface surpasses with described
Grade capacitor charge and discharge module is connected.
Further, the SAS connector includes 2 x4slimesas.
Further, the DDR4 memory grain includes memory grain 1, memory grain 2, memory grain 3, memory grain 4
With memory grain 5.
Further, the memory module include SPD SEEPROM, BOOT SEEPROM, SPI Flash, NVSRAM,
NAND FLASH；
The SPD SEEPROM is for recording memory information；
The BOOT SEEPROM is for recording starting configuration；
The SPI Flash record storage position Firmware and Raid；
The NVRAM is for storing error message；
Information when the NAND FLASH is used to store power down in DDR4 module memory.
Further, the Raid controller is communicated with each other by I2C interface and the SPD SEEPROM；The Raid
Controller is communicated with each other by I2C interface and the BOOT SEEPROM；The Raid controller by SPI interface with it is described
SPI Flash is communicated with each other；The Raid controller is communicated with each other by SPI interface and the NVRAM；The Raid controller
It is communicated with each other by SPI interface and the NAND FLASH.
The effect provided in utility model content is only the effect of embodiment, rather than invents all whole effects,
A kind of above-mentioned novel Raid buckle have the following advantages that or the utility model has the advantages that
The utility model designs a kind of novel Raid buckle, including Raid controller, mezz connector, SAS connector,
CPLD chip, DDR4 memory grain, memory module, power module, super capacitor charge-discharge modules select suitable mezz connection
Device is used as raid buckle and mainboard signal transmission.MEZZ card is middle layer connector, generally uses PCIe bus, is used to
Extend the network interface card of PCIe, SAS card etc..Its advantage is that it is smaller than the PCIe connector of standard, compare saving sky after installing mezz card
Between.The novel Raid buckle includes 2 x4slimesas, is used for external connection hard disk, transmits SAS3.0 signal.The interface is than normal
Sas interface smallerization of rule, more saving space.CPLD chip is added, for managing the operation such as board power-on and power-off, reset.It is logical
The programming of CPLD in house software is crossed, realizes the logic control to power down protection and super capacitor charge and discharge.DDR4 memory grain includes
Memory grain 1, memory grain 2, memory grain 3, memory grain 4 and memory grain 5.Memory module include SPD SEEPROM,
BOOT SEEPROM, SPI Flash, NVSRAM, NAND FLASH, SPD SEEPROM is for recording memory information；
BOOTSEEPROM is for recording starting configuration；SPI Flash the record storage position Firmware and Raid；NVRAM is for depositing
Misplace false information；NAND FLASH is used for information when storing power down in DDR4 module memory, it is to be powered it is normal after, controller
Information can be read in memory from NAND FLASH, continue to execute task.Raid controller passes through I2C interface and SPD
SEEPROM, BOOT SEEPROM are communicated with each other；Raid controller passes through SPI interface and SPI Flash, NVRAM and NAND
FLASH is communicated with each other.The Raid buckle further includes debugging interface and super capacitor interface.Carry out generation using software programming in CPLD
For traditional logic circuit, greatly reduce number of parts in raid card, reduces research and development cost, shorten the development cycle.It should
Raid buckle is fully functional, it is easy to accomplish, and area is smaller, can directly be buckled on mainboard, takes full advantage of empty above mainboard
Between, without wasting PCIE slot position, practicability is higher, and collocation flexibly, meets the customization demand of client, improves product competition
Power.
Detailed description of the invention
Fig. 1 is a kind of novel Raid buckle structural schematic diagram of this practical information embodiment 1；
Specific embodiment
In order to clarify the technical characteristics of the invention, below by specific embodiment, and its attached drawing is combined, to this reality
It is described in detail with novel.Following disclosure provides many different embodiments or example is used to realize the utility model
Different structure.In order to simplify the disclosure of the utility model, hereinafter the component of specific examples and setting are described.In addition,
The utility model can in different examples repeat reference numerals and/or letter.This repetition is for simplified and clear mesh
, the relationship between discussed various embodiments and/or setting itself is not indicated.It should be noted that illustrated in the accompanying drawings
Component is not drawn necessarily to scale.The description to known assemblies and treatment technology and process is omitted to avoid not in the utility model
Necessarily limit the utility model.
Embodiment 1
The utility model embodiment 1 provides a kind of novel Raid buckle structural schematic diagram as shown in Figure 1:.
A kind of novel Raid buckle include: Raid controller, mezz connector, SAS connector, CPLD chip, in DDR4
Particle, memory module, power module, super capacitor charge-discharge modules are deposited, further include debugging interface and super capacitor interface.
Raid controller is connected by mezz connector with mainboard, and raid buckle is buckled in server by mezz connector
On mainboard.Raid controller is communicated with each other by PCIEx8 and mezz connector, and mezz connector is also connected with power module,
Power supply is provided for power module.Suitable mezz connector is selected, is used as raid buckle and mainboard signal transmission.
MEZZ card is middle layer connector, uses PCIe bus, generally for extending the network interface card of PCIe, SAS card etc..Its advantage is that than mark
Quasi- PCIe connector is small, compares saving space after installing mezz card.In the embodiment of the present invention 1, RAID controller model
PM8204 is selected, DDR4 memory grain is added, wherein DDR4 memory grain includes memory grain 1, memory grain 2, memory grain
4, memory grain 4 and memory grain 5.
SAS connector selects 2 x4slimesas, is used for external connection hard disk, transmits SAS3.0 signal.The interface is than normal
Sas interface smallerization of rule, more saving space.
CPLD chip is added, for managing the operation such as board power-on and power-off, reset.It is programmed, is realized by CPLD in house software
Logic control to power down protection and super capacitor charge and discharge.It is carried out between CPLD chip and Raid controller by I2C agreement
Communication.
Memory module includes SPD SEEPROM, BOOT SEEPROM, SPI Flash, NVSRAM, NANDFLASH, SPD
SEEPROM is for recording memory information；BOOT SEEPROM is for recording starting configuration；SPI Flash record Firmware
Storage position and Raid；NVRAM is for storing error message；NANDFLASH is in DDR4 module memory when storing power down
Information, it is to be powered it is normal after, controller can read information in memory from NAND FLASH, continue to execute task.Raid
Controller is communicated with each other by I2C interface and SPD SEEPROM；Raid controller is mutual by I2C interface and BOOT SEEPROM
It communicates；Raid controller is communicated with each other by SPI interface and SPI Flash；Raid controller passes through SPI interface and NVRAM
It communicates with each other；Raid controller is communicated with each other by SPI interface and NAND FLASH.
Super capacitor charge-discharge modules are connected with power module, for providing power supply protection when board power down.Super electricity
Hold charge-discharge modules to be connected to above Raid buckle by super capacitor interface.
A kind of novel Raid buckle further includes debugging interface；Debugging interface respectively with Raid controller and CPLD chip phase
Even.Debugging interface includes URAT debugging interface, CPLD debugging interface JTAG and raid controller debugging interface EJTAG.Pass through tune
Mouthful URAT and debugging interface EJTAG that tries is the input control order of Raid controller；It is CPLD chip by debugging interface JTAG
Input control order.
Although specification and drawings and examples have been carried out detailed description to the utility model creation, ability
Field technique personnel should be appreciated that still to create the utility model and be modified or replaced equivalently；And all are not departed from
The technical solution and its improvement for the spirit and scope that the utility model is created are encompassed by the guarantor that the utility model creates patent
It protects in range.
Claims (9)
1. a kind of novel Raid buckle characterized by comprising
Raid controller, mezz connector, SAS connector, CPLD chip, DDR4 memory grain, memory module, power module,
Super capacitor charge-discharge modules；
The Raid controller is connected by mezz connector with mainboard；The Raid controller passes through the PCIEx8 and mezz
Connector communicates with each other；The mezz connector is also connected with power module；
The Raid controller is connected by SAS connector with external hard drive, and SAS3.0 signal is transmitted；The Raid controller is logical
I2C agreement is crossed to be communicated with CPLD chip；
The super capacitor charge-discharge modules are connected directly with power module, for providing power supply protection when board power down.
2. a kind of novel Raid buckle according to claim 1, which is characterized in that the novel Raid buckle further includes adjusting
It tries mouth；The debugging interface is connected with Raid controller and CPLD chip respectively.
3. a kind of novel Raid buckle according to claim 2, which is characterized in that the debugging interface includes URAT debugging
Interface, CPLD debugging interface JTAG and raid controller debugging interface EJTAG.
4. according to claim 1 to a kind of novel Raid buckle described in 3 any one, which is characterized in that pass through debugging interface
URAT and debugging interface EJTAG is the input control order of Raid controller；It is the input control of CPLD chip by debugging interface JTAG
System order.
5. a kind of novel Raid buckle according to claim 1, which is characterized in that the novel Raid buckle further includes surpassing
Grade capacitive interface；The super capacitor interface is connected with the super capacitor charge-discharge modules.
6. a kind of novel Raid buckle according to claim 1, which is characterized in that the SAS connector includes 2 x4
slimesas。
7. a kind of novel Raid buckle according to claim 1, which is characterized in that the DDR4 memory grain includes memory
Particle 1, memory grain 2, memory grain 3, memory grain 4 and memory grain 5.
8. a kind of novel Raid buckle according to claim 1, which is characterized in that the memory module includes SPD
SEEPROM,BOOT SEEPROM,SPI Flash,NVSRAM,NAND FLASH；
The SPD SEEPROM is for recording memory information；
The BOOT SEEPROM is for recording starting configuration；
The SPI Flash record storage position Firmware and Raid；
The NVRAM is for storing error message；
Information when the NAND FLASH is used to store power down in DDR4 module memory.
9. a kind of novel Raid buckle according to claim 1 or 8, which is characterized in that the Raid controller is connect by I2C
Mouth is communicated with each other with the SPD SEEPROM；The Raid controller is mutually communicated by I2C interface with the BOOT SEEPROM
Letter；The Raid controller is communicated with each other by SPI interface and the SPI Flash；The Raid controller passes through SPI interface
It is communicated with each other with the NVRAM；The Raid controller is communicated with each other by SPI interface and the NAND FLASH.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821974544.8U CN208907999U (en) | 2018-11-28 | 2018-11-28 | A kind of novel Raid buckle |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201821974544.8U CN208907999U (en) | 2018-11-28 | 2018-11-28 | A kind of novel Raid buckle |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN208907999U true CN208907999U (en) | 2019-05-28 |
Family
ID=66614861
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201821974544.8U Active CN208907999U (en) | 2018-11-28 | 2018-11-28 | A kind of novel Raid buckle |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN208907999U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111857576A (en) * | 2020-06-24 | 2020-10-30 | 苏州浪潮智能科技有限公司 | Storage system for Ethernet management |
| CN113867648A (en) * | 2021-10-14 | 2021-12-31 | 浪潮商用机器有限公司 | Server storage subsystem and control method thereof |
| CN115993882A (en) * | 2023-03-21 | 2023-04-21 | 苏州浪潮智能科技有限公司 | Disk array card standby electric control method, device, electronic equipment and storage medium |
-
2018
- 2018-11-28 CN CN201821974544.8U patent/CN208907999U/en active Active
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111857576A (en) * | 2020-06-24 | 2020-10-30 | 苏州浪潮智能科技有限公司 | Storage system for Ethernet management |
| CN111857576B (en) * | 2020-06-24 | 2023-01-06 | 苏州浪潮智能科技有限公司 | Storage system for Ethernet management |
| CN113867648A (en) * | 2021-10-14 | 2021-12-31 | 浪潮商用机器有限公司 | Server storage subsystem and control method thereof |
| CN113867648B (en) * | 2021-10-14 | 2023-12-29 | 浪潮商用机器有限公司 | Server storage subsystem and control method thereof |
| CN115993882A (en) * | 2023-03-21 | 2023-04-21 | 苏州浪潮智能科技有限公司 | Disk array card standby electric control method, device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN208907999U (en) | A kind of novel Raid buckle | |
| CN103777972B (en) | System, configuration method based on field programmable gate array and upgrade method | |
| CN103559053B (en) | Board system and FPGA (Field Programmable Logic Array) online update method of communication interface cards | |
| CN105404538B (en) | The load of FPGA a kind of and the device and method of escalation target code | |
| CN110050519A (en) | Modularization load-bearing part form factor for computing platform | |
| CN105930186B (en) | The method for loading software of multi -CPU and software loading apparatus based on multi -CPU | |
| US20130155601A1 (en) | Monitoring system for monitoring serial advanced technology attachment dual in-line memory module | |
| CN102981983A (en) | System and method for sharing a device between an embedded controller and a processor in a computer system | |
| JP2009259210A (en) | Method, apparatus, logic device and storage system for power-fail protection | |
| CN103970485B (en) | A kind of Nonvolatile memory expanding unit, memory array and computer installation | |
| CN107533349A (en) | Electric power protected storage with centralized storage device | |
| CN108664440A (en) | Interface server and cabinet | |
| KR20190022933A (en) | Hybrid memory drives, computer systems, and related methods for operating multimode hybrid drives | |
| CN112068469A (en) | Universal embedded main control board based on DSP28379 | |
| CN104156234A (en) | Multi-core processor starting and bootloader big-little endian mode adapting method device | |
| CN109992555A (en) | A kind of management board shared for multipath server | |
| CN110765032A (en) | Method for reading and writing I2C memory based on system management bus interface | |
| CN111190855A (en) | FPGA multiple remote configuration system and method | |
| JP2022172443A (en) | Method and device relating to memory chip row hammer threat back pressure signal and host-side response | |
| CN111142630A (en) | Processor board card | |
| CN109491959A (en) | A kind of programmable logic device configurator | |
| CN205486087U (en) | PCI bus interface card based on PCI9052 | |
| CN210324193U (en) | Hard disk backboard extension structure | |
| CN100477009C (en) | NAND FLASH memory device | |
| CN107861775A (en) | A kind of SSD starts control device and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |