CN208689420U - A kind of multichannel sonar green end data acquisition and conditioning circuit - Google Patents

A kind of multichannel sonar green end data acquisition and conditioning circuit Download PDF

Info

Publication number
CN208689420U
CN208689420U CN201821603504.2U CN201821603504U CN208689420U CN 208689420 U CN208689420 U CN 208689420U CN 201821603504 U CN201821603504 U CN 201821603504U CN 208689420 U CN208689420 U CN 208689420U
Authority
CN
China
Prior art keywords
chip
circuit
pin
electrically connected
data acquisition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201821603504.2U
Other languages
Chinese (zh)
Inventor
王旭光
许乔
祝萌作
黄高进
袁成伟
桂征服
杜天为
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Haisheng Science And Technology Co Ltd
Original Assignee
Wuhan Haisheng Science And Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Haisheng Science And Technology Co Ltd filed Critical Wuhan Haisheng Science And Technology Co Ltd
Priority to CN201821603504.2U priority Critical patent/CN208689420U/en
Application granted granted Critical
Publication of CN208689420U publication Critical patent/CN208689420U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Measurement Of Velocity Or Position Using Acoustic Or Ultrasonic Waves (AREA)

Abstract

The utility model proposes a kind of multichannel sonar green end data acquisition and conditioning circuits, by configuring analog switching circuit and DDS signal generator, the adjustable frequency sine-wave that DDS signal generator can be generated is selected to export as self-test signal by analog switching circuit, self-test signal, by same acquisition and conditioning circuit, can be used to fault location, amplitude-phase consistency test with the collected acoustic signal of hydrophone;By configuring reconfigurable filter circuit, it can be achieved that passband reconstruct, filtering interference signals;By the way that variable gain circuit is arranged, the signal amplitude for inputting ADC is made to be more nearly ADC full scale;Entire circuit can realize restructural passband, adjustable gain and can generate the self-test signal detected for fault location, amplitude-phase consistency, realize self-checking function, simultaneously, channel dynamic range is big, total harmonic distortion is low, each multi-channel output signal amplitude and delay are consistent substantially, the basic zero deflection of phase.

Description

A kind of multichannel sonar green end data acquisition and conditioning circuit
Technical field
The utility model relates to data collecting field more particularly to a kind of multichannel sonar green end data acquisition conditioning electricity Road.
Background technique
Sonar technique is the position that object in ocean is judged using underwater sound wave, the method and skill of type and other parameters Art is the effective way completing underwater information and obtaining.Data acquisition refers to the non-electric parameter of automatic collection from sensor, passes through letter It is sent in host computer and is analyzed after number processing, mainly to the acquisition of data, processing and control.Traditional data acquisition system In the presence of have a single function, acquisition channel is few, sampling rate is low, real-time is poor, portable poor, power consumption is high, volume is big and to survey The problems such as test ring border is more demanding.In modern industrial production, more and more sensor signals need to be acquired in real time simultaneously, locate Reason, to the key technical indexes of data acquisition module, such as sampling rate, sampling precision, ampling channel number, control mode and anti- The requirement of interference performance etc. is also higher and higher.Therefore now need a kind of passband is restructural, sample rate is adjustable, adjustable gain with And the multichannel sonar green end data acquisition and conditioning circuit of small size high integration.
Utility model content
In view of this, that the utility model proposes a kind of passbands is restructural, sample rate is adjustable, adjustable gain and corpusculum The multichannel sonar green end data acquisition and conditioning circuit of product high integration.
The technical solution of the utility model is achieved in that the utility model provides a kind of multichannel sonar green end number According to acquisition and conditioning circuit comprising hydrophone, A/D converter circuit and microprocessor further include DDS signal generator, analog switch Circuit, reconfigurable filter circuit and variable gain circuit;
Analog switching circuit is electrical with hydrophone, DDS signal generator, microprocessor and reconfigurable filter circuit respectively Connection, DDS signal generator and microprocessor are electrically connected, reconfigurable filter circuit respectively with microprocessor and variable gain Circuit is electrically connected, and variable gain circuit is electrically connected with microprocessor and A/D converter circuit respectively, A/D converter circuit and Wei Chu Device is managed to be electrically connected.
On the basis of above technical scheme, it is preferred that further include protective circuit of diode and fixed gain circuit;
Hydrophone is electrically connected by protective circuit of diode and fixed gain circuit, fixed gain circuit and analog switch Circuit is electrically connected.
It is further preferred that further including voltage lifting circuit;
Voltage is lifted circuit and is electrically connected respectively with analog switching circuit and reconfigurable filter circuit.
It is further preferred that further including difference channel and drive amplification circuit;
Difference channel is electrically connected with reconfigurable filter circuit and variable gain circuit respectively, drive amplification circuit difference It is electrically connected with variable gain circuit and A/D converter circuit.
It is further preferred that microprocessor is STM32F103ZET6 chip, DDS signal generator includes AD9837 chip, Analog switching circuit includes ADG453 chip;
AD9837 chip MCLK, SDATA, SCLK and FSYNC pin respectively with PA0, PA7 of STM32F103ZET6 chip, PA5 and PA4 pin correspond be electrically connected, the VOUT pin of AD9837 chip respectively with S2 the and S3 pin of ADG453 chip It is electrically connected, IN1, IN2, IN3 and IN4 pin of ADG453 chip PE0, PE1, PE2 with STM32F103ZET6 chip respectively It corresponds and is electrically connected with PE3 pin.
Still more preferably, reconfigurable filter circuit includes the first MAX7491 chip and the 2nd MAX7491 chip;
The CLK pin of first MAX7491 chip and the PA1 pin of STM32F103ZET6 chip are electrically connected, and first The NB pin of MAX7491 chip and the INVA pin of the 2nd MAX7491 chip are corresponded and are electrically connected, the 2nd MAX7491 core The CLK pin of piece and the PA3 pin of STM32F103ZET6 chip are electrically connected.
Still more preferably, variable gain circuit selects MAX9939 chip, and fixed gain circuit includes AD8221 core Piece;
CLK, MOSI and the CS of DIN, SCLK and ^CS pin of MAX9939 chip respectively with STM32F103ZET6 chip draw Foot, which corresponds, to be electrically connected;
The S4 pin of AD8221 chip VOUT pin and ADG453 chip is electrically connected, and-the IN and+IN of AD8221 chip draw Foot and protective circuit of diode are electrically connected.
Still more preferably, A/D converter circuit includes AD7768 chip;
AD_RESET, AD_DCLK, MISO, MOSI, CLK and MCLK pin of AD7768 chip respectively with PE4, PB4, PB5, PB3 and PA2 pin of STM32F103ZET6 chip, which correspond, to be electrically connected.
Still more preferably, drive amplification chip includes ADA4896 chip;
+ IN1 and+the IN2 pin of ADA4896 chip are corresponded with OUTA the and OUTB pin of MAX9939 chip respectively It is electrically connected, OUT1 and-the IN1 pin of ADA4896 chip are electrically connected with the AIN0- pin of AD7768 chip, ADA4896 OUT2 and-the IN2 pin of chip are electrically connected with the AIN0+ pin of AD7768 chip.
Still more preferably, voltage lifting circuit includes OP2177 chip;
The D1 pin of ADG453 chip and the+IN1 pin of OP2177 chip are electrically connected, the LPA of the first MAX7491 chip The OUTA pin of pin and OP2177 chip is electrically connected, and-IN1 the pin and OUTA pin of OP2177 chip are electrically connected, - IN2 the pin of OP2177 chip is electrically connected with the LPB pin of MAX7491 chip and OUTB pin respectively, OP2177 chip The INA- pin of OUTB pin and MAX9939 chip is electrically connected.
A kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model has following compared with the existing technology The utility model has the advantages that
(1) by configuring analog switching circuit and DDS signal generator, DDS signal generator can be generated adjustable Frequency sine-wave is selected to export as self-test signal by analog switching circuit, and self-test signal is logical with the collected acoustic signal of hydrophone Same acquisition and conditioning circuit is crossed, can be used to fault location, amplitude-phase consistency test;
(2) by configuring reconfigurable filter circuit, it can be achieved that passband reconstruct, filtering interference signals;
(3) by setting variable gain circuit, the signal amplitude for inputting ADC is made to be more nearly ADC full scale;
(4) entire circuit can realize restructural passband, adjustable gain and can generate and be used for fault location, amplitude-phase consistency The self-test signal of detection realizes self-checking function, meanwhile, circuit path can be realized by the type selecting of chip and the allocation plan of PCB Dynamic range is big, and total harmonic distortion is low, and each multi-channel output signal amplitude and delay are consistent substantially, the basic zero deflection of phase.
Detailed description of the invention
In order to illustrate the embodiment of the utility model or the technical proposal in the existing technology more clearly, below will be to embodiment Or attached drawing needed to be used in the description of the prior art is briefly described, it should be apparent that, the accompanying drawings in the following description is only It is some embodiments of the utility model, for those of ordinary skill in the art, in the premise not made the creative labor Under, it is also possible to obtain other drawings based on these drawings.
Fig. 1 is a kind of multichannel sonar green end data acquisition and conditioning circuit structure chart of the utility model;
Fig. 2 is that a kind of pin of each circuit chip of multichannel sonar green end data acquisition and conditioning circuit of the utility model connects Map interlinking;
Fig. 3 be the utility model a kind of multichannel sonar green end data acquisition and conditioning circuit in protective circuit of diode and The circuit diagram of fixed gain circuit;
Fig. 4 is analog switching circuit and electricity in a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model The circuit diagram of pressure lifting circuit;
Fig. 5 is in a kind of DDS signal generator of multichannel sonar green end data acquisition and conditioning circuit of the utility model The circuit diagram of AD9837;
Fig. 6 is in restructural filter circuit in a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model The peripheral circuit diagram of first MAX7491 chip;
Fig. 7 is in restructural filter circuit in a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model The peripheral circuit diagram of 2nd MAX7491 chip;
Fig. 8 is the circuit of difference channel in a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model Figure;
Fig. 9 is in a kind of variable gain circuit of multichannel sonar green end data acquisition and conditioning circuit of the utility model The peripheral circuit diagram of MAX9939 chip;
Figure 10 is drive amplification circuit diagram in a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model;
Figure 11 is in a kind of A/D converter circuit of multichannel sonar green end data acquisition and conditioning circuit of the utility model The peripheral circuit diagram of AD7768 chip.
Specific embodiment
Below in conjunction with the utility model embodiment, the technical solution in the utility model embodiment is carried out clear Chu is fully described by, it is clear that and described embodiment is only a part of embodiment of the utility model, rather than all Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not making creative work Under the premise of every other embodiment obtained, fall within the protection scope of the utility model.
As shown in Figure 1, a kind of multichannel sonar green end data acquisition and conditioning circuit of the utility model, including hydrophone, Single hydrophone includes three acceleration channels and a sound pressure channel, totally 4 channels, the circuit structure phase in each channel Together, every paths include the protective circuit of diode being sequentially electrically connected, fixed gain circuit, analog switching circuit, voltage It is lifted circuit, reconfigurable filter circuit, difference channel, variable gain circuit, drive amplification circuit, A/D converter circuit and Wei Chu Device is managed, further includes the DDS signal generator being electrically connected respectively with microprocessor and analog switch, wherein reconfigurable filter electricity Road, variable gain circuit and A/D converter circuit are electrically connected with microprocessor respectively.
In the present embodiment, microprocessor is STM32F103ZET6 chip.
DDS signal generator, including direct digital frequency synthesis technology, the frequency stability of signal generator, accurate Degree is increased to level identical with reference frequency, and can carry out fine frequency in very wide frequency range and adjust.Packet The signal generator for including this method setting is operable with modulation condition, and output level can be adjusted, also exportable various Waveform.In the present embodiment, DDS signal generator includes AD9837 chip, and AD9837 is that a low-power consumption may be programmed waveform Device can generate three kinds of waveforms, output frequency phase-adjustable, and have suspend mode, can reduce the overall power of collection plate.This reality It applies in example, the adjustable sine wave signal of frequency is issued by microprocessor control DDS signal generator, is selected by analog switch It selects, the sine wave signal that DDS signal generator is generated is self-test signal, and self-test signal passes through same with collected acoustic signal The acquisition and conditioning circuit of sample can be used to the test such as fault location, amplitude-phase consistency.Wherein, as shown in Fig. 2, AD9837 chip MCLK, SDATA, SCLK and FSYNC pin are a pair of with PA0, PA7, PA5 and PA4 pin of STM32F103ZET6 chip one respectively Electrotropism connection.Specifically, the MCLK of AD9837 chip is connected to the channel 1 of STM32F103ZET6 chip timer 5, i.e. PA0 Pin;SDATA is connected to the MOSI of STM32F103ZET6 chip SPI1, i.e. PA7 pin;SCLK is connected to STM32F103ZET6 The CLK of chip SPI1, i.e. PA5 pin;SDATA is connected to the CS of STM32F103ZET6 chip SPI1, i.e. PA4 pin.AD9837 Chip always works under slave pattern, so not needing connection MISO connects pin, needing to connect is SDATA, SCLK and FSYNC Three connect pin.SDATA is serial date transfer;SCLK is serial clock input, and each failing edge of the data in SCLK is defeated one by one Enter AD9837 chip, low level effectively controls input;FSYNC is the frame synchronizing signal of input data, and MCLK is that digital dock is defeated Enter, AD9837 chip output frequency precision and phase noise are determined by this clock, as shown in figure 5, the periphery of AD9837 chip Circuit is consistent with the peripheral circuit on AD9837 chip handbook, no longer burdensome herein.
Analog switching circuit, including ADG453 chip, ADG453 are a single chip CMOS devices, and built-in four independence can The switch of choosing, including the setting of enhanced LC2MOS technique, have low-power consumption, high switching speed and low on-resistance characteristic.Due to In the present embodiment, single hydrophone includes three acceleration channels and a sound pressure channel, totally 4 channels, in the present embodiment Prime output is single-ended signal, so being set as two channel single-ended signals and two-way self-test signal shares a piece of ADG453 and carries out Alternative control, control terminal of the ADG453 chip as underwater sound signal and self-test signal output next stage switching.Wherein, such as Fig. 2 Shown, the VOUT pin of AD9837 chip is electrically connected with S2 the and S3 pin of ADG453 chip respectively, ADG453 chip IN1, IN2, IN3 and IN4 pin correspond electrically with PE0, PE1, PE2 and PE3 pin of STM32F103ZET6 chip respectively Connection.Specifically, IN1, IN2, IN3 and IN4 are four logic controls as shown in figure 4, ADG453 chip is four tunnels selection switch Input corresponds with STM32F103ZET6 chip universal I/O port PE0, PE1, PE2, PE3 pin be electrically connected respectively, D1, D2, D3 and D4 are the output of four road signals.When logic control input is 1, the channel D1 and D4 is opened, and the channel D2 and D3 is closed;When When logic control input is 0, the channel D2 and D3 is opened, and the channel D1 and D4 is closed.Therefore it is defeated S1 and S4 group to be combined into a difference Enter, S2 and S3 are combined into an input, and four logic control inputs connect a control signal.Therefore the input of S1 and S4 are set as For prime underwater sound signal, S2 and S3 input AD9837 chip generate test signal, the peripheral circuit of ADG453 chip such as Fig. 4 institute Show, the right circuit is two operational amplifiers that voltage is lifted in circuit in Fig. 4, is put in the present embodiment using the operation in the upper right corner Big device carries out voltage lifting.
Protective circuit of diode carries out overvoltage protection to rear class system, guarantees the peak-to-peak value for being input to rear class system signal No more than 5V.The output of hydrophone can sometimes exceed the voltage range that rear class system can be born because of being interfered, and The voltage exceeded is usually to be embodied in the form of transient voltage spikes pulse, it is possible to damage rear class circuit system device and causes and is System paralysis, therefore include switching diode in input stage.In the present embodiment, protective circuit of diode includes clamp diode.
Fixed gain circuit, including dual power supply operational amplifier AD8221, fixed gain are configured to 20dB.AD8221 is one Money gain programmable, high-performance instrument amplifier, the common-mode rejection ratio highest relative to frequency.AD8221 can inhibit broadband Interference and line harmonic can be applied to precision data acquisition, bio-medical analysis and boat to simplify the requirement to filter Empty spaceflight apparatus.AD8221 voltage offsets are low, offset drift is low, gain drift is low, gain accuracy is high.Wherein, as shown in Fig. 2, The S4 pin of AD8221 chip VOUT pin and ADG453 chip is electrically connected ,-IN and+the IN pin of AD8221 chip and two poles Tube protective circuit is electrically connected, and the peripheral circuit of AD8221 chip is as shown in figure 3, two diodes in Fig. 3 are diode guarantor Protection circuit.
Voltage is lifted circuit, due to ADG453 be dual power supply with reference to be 0V, and the restructural bandpass filtering of rear class MAX7491 chip in circuit is the power supply of 3V single supply, is 3/2V, that is, 1.5V with reference to ground.If MAX7491 chip wants normal work The reference of prime must be raised to 1.5V by work.In the present embodiment, a 1.5V voltage is arranged using OP2177 chip to lift Circuit is risen, OP2177 chip includes binary channels operational amplifier, therefore, 4 channels is arranged and carry out using two panels OP2177 chip Voltage lifting, every two channel use an OP2177 chip.Specifically, as shown in Fig. 2, the D1 pin of ADG453 chip with + IN1 the pin of OP2177 chip is electrically connected, the LPA pin of the first MAX7491 chip and the OUTA pin electricity of OP2177 chip Property connection ,-IN1 the pin of OP2177 chip and OUTA pin be electrically connected ,-IN2 the pin of OP2177 chip respectively with The LPB pin and OUTB pin of MAX7491 chip are electrically connected, OUTB pin and the MAX9939 chip of OP2177 chip INA- pin is electrically connected.Two operational amplifiers on the right are binary channels operational amplifier in OP2177 chip in Fig. 4, by scheming 4 it is found that the peripheral circuit of OP2177 chip is consistent with the peripheral circuit on chip handbook, no longer burdensome herein.
Reconfigurable filter circuit, including MAX7491 chip, MAX7491 chip are the filter of a two-way universal switch capacitor Wave device according to the change of the clock frequency of input, and changes the cutoff frequency of filter.By cascading two second order filter portions Divide to obtain four-step filter, higher order filter can be created by cascading multiple MAX7491.There are two in MAX7491 chip Therefore switch capacitor filter in the present embodiment, is arranged each channel using one piece of MAX7491 chip and carries out two-stage high-pass Filtering processing, every two channel share one piece of MAX7491 chip and carry out one-stage low-pass filter processing respectively, i.e. four channels are adopted With 6 MAX7491 chips.In the present embodiment, each channel uses two panels MAX7491 chip, and two panels MAX7491 chip is ordered Entitled first MAX7491 chip and the 2nd MAX7491 chip, wherein as shown in Fig. 2, the CLK pin of the first MAX7491 chip It is electrically connected with the PA1 pin of STM32F103ZET6 chip, the NB pin and the 2nd MAX7491 chip of the first MAX7491 chip INVA pin correspond and be electrically connected, the PA3 of the CLK pin and STM32F103ZET6 chip of the 2nd MAX7491 chip draws Foot is electrically connected.Specifically, as shown in fig. 6, the CLK of the first MAX7491 chip is connected to STM32F103ZET6 chip timer 5 channel two, i.e. PA1 pin, the first MAX7491 chip carry out two-stage high-pass filtering processing, and peripheral circuit is as shown in Figure 6; Fig. 7 is the peripheral circuit diagram for the switching circuit filter that a channel uses, and the CLK of the 2nd MAX7491 chip is connected to The channel three of STM32F103ZET6 chip timer 5, i.e. PA3 pin, the 2nd MAX7491 chip carry out at first-order low-pass wave Reason, peripheral circuit are as shown in Figure 7.Periphery electricity on the peripheral circuit of MAX7491 chip and the chip handbook of MAX7491 chip Road is consistent, belongs to the prior art, no longer burdensome herein.
Analog signal from reconfigurable filter circuit is converted to differential signal by difference channel, and differential signal is defeated Out to variable gain circuit.Difference channel includes an operational amplifier in OP2177 operational amplifier, as shown in figure 8, LPF_Out in LPF_Out and Fig. 7 is electrically connected, one end of resistance R67 and R71 respectively with the INA- of MAX9939 chip and INA+, which is corresponded, to be electrically connected, consistent on peripheral circuit and chip handbook, no longer burdensome herein.
Variable gain circuit, including MAX9939 chip.MAX9939 chip is general, Differential Input programmable automation controller Device can be used for the conditioning of the larger signal of dynamic range, and difference increasing can be arranged within the scope of 0.2V/V to 157V/V by SPI interface Benefit, input offset voltage compensation and output amplifier can be configured to high order active filter or provide difference output all the way, Power consumption and self noise are all smaller, and amplification factor is controlled by gain control circuit.In the present embodiment, as shown in Fig. 2, DIN, SCLK and ^CS pin of MAX9939 chip are a pair of with CLK, MOSI and CS pin of STM32F103ZET6 chip one respectively Electrotropism connection.Specifically, MAX9939 chip is 3 line SPI interfaces, STM32F103ZET6 chip only needs and MAX9939 core Piece is connected with three wire jumpers.MAX9939 chip always works under slave pattern, so not needing connection MISO interface, needs To be connected is tri- interfaces of DIN, SCLK and ^CS.SCLK is connected to the CLK of SPI2 in STM32F103ZET6 chip, i.e. PB13 Mouthful;DIN is connected to the MOSI of STM32SPI2, i.e. and PB15 mouthfuls;CS is connected to the CS of STM32SPI2, i.e. and PB12 mouthfuls.DIN is serial Data input, 8 Bits Serial data words are applied to this input;SCLK be serial clock input, data SCLK each rising edge by A input MAX9939 chip, low level effectively control input, and SCLK idle state is low level;^CS is that the frame of input data is same Walk signal.As shown in figure 9, the peripheral circuit one on the chip handbook of the peripheral circuit of MAX9939 chip and MAX9939 chip It causes, belongs to the prior art, it is no longer burdensome herein.
The differential signal of variable gain circuit output is amplified, then exports to A/D converter circuit and carry out by drive amplification circuit Analog-to-digital conversion.In the present embodiment, drive amplification circuit includes: ADA4896 chip.Wherein ,+the IN1 of ADA4896 chip and+ IN2 pin respectively with OUTA the and OUTB pin of MAX9939 chip correspond be electrically connected, the OUT1 of ADA4896 chip and- IN1 pin is electrically connected with the AIN0- pin of AD7768 chip, OUT2 and-the IN2 pin of ADA4896 chip it is equal with The AIN0+ pin of AD7768 chip is electrically connected.As shown in Figure 10, on the peripheral circuit of ADA4896 chip and chip handbook Peripheral circuit is consistent, belongs to the prior art, no longer burdensome herein.
The amplified signal of drive amplification circuit is carried out analog-to-digital conversion by A/D converter circuit, and the signal after conversion is defeated Out to microprocessor processes.A/D converter circuit includes: AD7768 chip.AD7768 is 24,4 channel technical grade analog-to-digital conversion ADC, maximum output data rate are 256kSPS, low harmonics distortion, low maladjustment voltage, low gain error, have been internally integrated multiple Independent high-order chopped wave stabilizing modulator and Finite Impulse Response filter have excellent AC and DC, it can be achieved that 4 Channel Synchronous sample Characteristic, three kinds of power consumption modes are adjustable, have accurate AC DC performance, and can be controlled by SPI serial ports.At this In embodiment, as shown in figure 11, AD_RESET, AD_DCLK, MISO, MOSI, CLK and MCLK pin of AD7768 chip are distinguished It corresponds and is electrically connected with PE4, PB4, PB5, PB3 and PA2 pin of STM32F103ZET6 chip.Outside AD7768 chip It is consistent with the peripheral circuit on AD7768 chip handbook to enclose circuit, belongs to the prior art, it is no longer burdensome herein.
The working principle of the utility model is: the acoustic signal in liquid in pass band is converted into simulating by hydrophone Differential electric signal is transmitted in acquisition and conditioning circuit, and clamping down on the electric signal of input through protective circuit of diode can bear in circuit In range, the analog electrical signal received is carried out fixing after amplification for 20dB and is passed in the form of single-ended signal by fixed gain circuit It is defeated by late-class circuit;The biasing of the DC offset voltage of output signal is lifted by analog switching circuit after carrying out signal behavior output To 1.5V;Prime signal, which is clamped down on, to be entered reconfigurable filter circuit at the direct current of 1.5V and is filtered denoising, can be weighed Structure filter circuit is made of two-stage high-pass filter and one-stage low-pass filter cascade, the cutoff frequency of high pass and low-pass filter Rate can all be controlled by microprocessor;Filtered single-ended signal is converted into differential signal through difference channel and exports to variable gain electricity Road, variable gain circuit are the second-order amplification module of the utility model, and amplification factor is controlled by microprocessor;It is amplified Differential signal carries out analog-to-digital conversion by drive amplification circuit output to A/D converter circuit, converts analog signals into digital signal Afterwards, digital signal is sent to rear class microprocessor and carries out processing packing transmission, green end can be collected into dry end and acquired in real time The underwater sound signal arrived.
The foregoing is merely the better embodiments of the utility model, are not intended to limit the utility model, it is all Within the spirit and principles of the utility model, it is practical new to should be included in this for any modification, equivalent replacement, improvement and so on Within the protection scope of type.

Claims (10)

1. a kind of multichannel sonar green end data acquisition and conditioning circuit comprising hydrophone, A/D converter circuit and microprocessor, It is characterized in that: further including DDS signal generator, analog switching circuit, reconfigurable filter circuit and variable gain circuit;
The analog switching circuit is electrical with hydrophone, DDS signal generator, microprocessor and reconfigurable filter circuit respectively Connection, DDS signal generator and microprocessor are electrically connected, reconfigurable filter circuit respectively with microprocessor and variable gain Circuit is electrically connected, and variable gain circuit is electrically connected with microprocessor and A/D converter circuit respectively, A/D converter circuit and Wei Chu Device is managed to be electrically connected.
2. a kind of multichannel sonar green end data acquisition and conditioning circuit as described in claim 1, it is characterised in that: further include two Pole tube protective circuit and fixed gain circuit;
The hydrophone is electrically connected by protective circuit of diode and fixed gain circuit, fixed gain circuit and analog switch Circuit is electrically connected.
3. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 2, it is characterised in that: further include electricity Pressure lifting circuit;
The voltage lifting circuit is electrically connected with analog switching circuit and reconfigurable filter circuit respectively.
4. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 3, it is characterised in that: further include difference Parallel circuit and drive amplification circuit;
The difference channel is electrically connected with reconfigurable filter circuit and variable gain circuit respectively, drive amplification circuit difference It is electrically connected with variable gain circuit and A/D converter circuit.
5. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 4, it is characterised in that: micro- place Reason device is STM32F103ZET6 chip, and DDS signal generator includes AD9837 chip, and analog switching circuit includes ADG453 core Piece;
AD9837 chip MCLK, SDATA, SCLK and FSYNC pin respectively with PA0, PA7 of STM32F103ZET6 chip, PA5 and PA4 pin correspond be electrically connected, the VOUT pin of AD9837 chip respectively with S2 the and S3 pin of ADG453 chip It is electrically connected, IN1, IN2, IN3 and IN4 pin of ADG453 chip PE0, PE1, PE2 with STM32F103ZET6 chip respectively It corresponds and is electrically connected with PE3 pin.
6. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 5, it is characterised in that: described to weigh Structure filter circuit includes the first MAX7491 chip and the 2nd MAX7491 chip;
The CLK pin of the first MAX7491 chip and the PA1 pin of STM32F103ZET6 chip are electrically connected, and first The NB pin of MAX7491 chip and the INVA pin of the 2nd MAX7491 chip are corresponded and are electrically connected, the 2nd MAX7491 core The CLK pin of piece and the PA3 pin of STM32F103ZET6 chip are electrically connected.
7. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 5, it is characterised in that: described variable Gain circuitry selects MAX9939 chip, and fixed gain circuit includes AD8221 chip;
CLK, MOSI and the CS of DIN, SCLK and ^CS pin of the MAX9939 chip respectively with STM32F103ZET6 chip draw Foot, which corresponds, to be electrically connected;
The S4 pin of the AD8221 chip VOUT pin and ADG453 chip is electrically connected, and-the IN and+IN of AD8221 chip draw Foot and protective circuit of diode are electrically connected.
8. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 5, it is characterised in that: the AD turns Changing circuit includes AD7768 chip;
AD_RESET, AD_DCLK, MISO, MOSI, CLK and MCLK pin of the AD7768 chip respectively with PE4, PB4, PB5, PB3 and PA2 pin of STM32F103ZET6 chip, which correspond, to be electrically connected.
9. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 5, it is characterised in that: the driving Amplification chip includes ADA4896 chip;
+ IN1 and+the IN2 pin of the ADA4896 chip are corresponded with OUTA the and OUTB pin of MAX9939 chip respectively It is electrically connected, OUT1 and-the IN1 pin of ADA4896 chip are electrically connected with the AIN0- pin of AD7768 chip, ADA4896 OUT2 and-the IN2 pin of chip are electrically connected with the AIN0+ pin of AD7768 chip.
10. a kind of multichannel sonar green end data acquisition and conditioning circuit as claimed in claim 5, it is characterised in that: the electricity Pressure lifting circuit includes OP2177 chip;
The D1 pin of the ADG453 chip and the+IN1 pin of OP2177 chip are electrically connected, the LPA of the first MAX7491 chip The OUTA pin of pin and OP2177 chip is electrically connected, and-IN1 the pin and OUTA pin of OP2177 chip are electrically connected, - IN2 the pin of OP2177 chip is electrically connected with the LPB pin of MAX7491 chip and OUTB pin respectively, OP2177 chip The INA- pin of OUTB pin and MAX9939 chip is electrically connected.
CN201821603504.2U 2018-09-29 2018-09-29 A kind of multichannel sonar green end data acquisition and conditioning circuit Active CN208689420U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201821603504.2U CN208689420U (en) 2018-09-29 2018-09-29 A kind of multichannel sonar green end data acquisition and conditioning circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201821603504.2U CN208689420U (en) 2018-09-29 2018-09-29 A kind of multichannel sonar green end data acquisition and conditioning circuit

Publications (1)

Publication Number Publication Date
CN208689420U true CN208689420U (en) 2019-04-02

Family

ID=65889421

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201821603504.2U Active CN208689420U (en) 2018-09-29 2018-09-29 A kind of multichannel sonar green end data acquisition and conditioning circuit

Country Status (1)

Country Link
CN (1) CN208689420U (en)

Similar Documents

Publication Publication Date Title
CN101939708B (en) Minimal dead time digitally compensated process transmitter
CN103199806B (en) To the programmable analogue unit of sensor signal process
CN109510625A (en) A kind of high-precision AD sampling of quartz flexible accelerometer and conversion circuit
CN104748858A (en) InGaAs shortwave infrared detector signal processing system
CN104833297A (en) Signal processing unit for multichannel micro-strain data acquisition system
CN110082602B (en) Full-impedance measuring circuit and measuring device
CN203722530U (en) Variable frequency air conditioner, air condition compressor controller and current sampling circuit thereof
CN208689420U (en) A kind of multichannel sonar green end data acquisition and conditioning circuit
CN101153879A (en) Multiplex three-phase alternating current sampling system and implementing method thereof
CN102769436A (en) Inexpensive micro-power-consumption miniaturized signal conditioning module applicable to portable apparatuses
CN106840470B (en) A kind of bridge type pressure sensor output signal acquisition device and method
CN104796114A (en) Low-leakage error analogue integrator
CN104485914A (en) Detection and processing circuit for biological weak signal
CN204272046U (en) A kind of biological Detection of Weak Signals and treatment circuit
CN203259542U (en) Flexible pendulous accelerometer digital control circuit
CN104168022A (en) X-ray CCD reading system based on discrete time incremental model sigma delta ADC
CN202940789U (en) Frequency current isolation conversion module
CN203812008U (en) Analog signal collector
CN202693310U (en) Fault diagnosis system for multi-channel mechanical equipment
CN112857349B (en) High-precision signal acquisition system and method applied to liquid floated gyroscope
CN104199618A (en) Universal data collecting interface board
CN211264126U (en) Portable multi-channel high-precision acquisition system based on FPGA
CN107966207A (en) Load ratio bridging switch vibration signal acquisition device and analysis system
CN209590067U (en) Signal acquiring system
CN103487631B (en) Modulation-demodulation type current sensor

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant