CN208386916U - Imitate the integrated circuit and warning device of alarm song - Google Patents

Abstract

The utility model belongs to electronic technology field, provides a kind of integrated circuit and warning device for imitating alarm song；The integrated circuit includes: control unit, oscillator unit, frequency unit, beat unit, address location, audio unit and output unit；Wherein control unit generates control signal and reset signal, and the integrated circuit issues regular alarm song according to control signal and reset signal driving warning device circulation；Audio unit generates the adjustable audio signal of audio frequency according to the first fractional frequency signal, the second fractional frequency signal and address signal, output unit makes a sound driving signal to audible device according to the audio signal, the adjustable alarm song of note beat can be reconciled by audible device can be driven based on the sound driver signal issuing frequency, and flexibility is high；The problem of can efficiently solving the existing circuit structure complexity for imitating alarm song circuit by the utility model and audible device can not be driven to issue adjustable audio frequency alarm song.

Description

Imitate the integrated circuit and warning device of alarm song

Technical field

The utility model belongs to electronic technology field more particularly to a kind of integrated circuit for imitating alarm song and alarm dress It sets.

Background technique

The important vehicles that ambulance gives emergency treatment to a patient as medical staff are sent out in the life and health safety of maintenance people Wave important role；Different from the common vehicles such as private car, ambulance is as a kind of special friendship for ensureing people's life and health Logical tool has been commonly installed the alarm device for sounding the alarm in practical applications on ambulance vehicle body, warned by issuing Report sound can guarantee that ambulance can rapidly give emergency treatment to a patient in motion；It is existing in the related technology, the alarm device of ambulance It usually have complicated integrated circuit to sound the alarm to recycle, since the frequency of use of ambulance is higher, and in order to reality Now cyclically sounding the alarm, the integrated circuit electronic component in the prior art for imitating alarm song is excessive, and integrated level is excessively high, Structure is extremely complex.

Therefore, the existing integrated circuit for imitating alarm song the prior art has at least the following problems: 1, need to collect due to the prior art It could recycle and sound the alarm at numerous electronic components, internal structure is complicated, is not easy to realize, the alarm of ambulance is caused to fill It is high to set manufacturing cost, in actual application, the excessively complicated integrated circuit of structure is also easier to suffer damage；2, existing The circuit structure that the integrated circuit of alarm song is imitated in technology is designed and is manufactured in advance by technical staff, the frequency to sound the alarm Rate and note beat can not be adjusted directly, therefore existing integrated circuit can not recycle and issue adjustable frequency and adjustable The alarm song of note beat, flexibility are lower.

Utility model content

The utility model provides a kind of integrated circuit and warning device for imitating alarm song, it is intended to solve existing imitation police Report acoustic-electric line structure is complicated, manufacturing cost is high and audible device circulation can not be driven to issue adjustable frequency and adjustable note The problem of beat alarm song.

The utility model first aspect provides a kind of integrated circuit for imitating alarm song, comprising:

Access pull-up trigger signal is configured to generate control signal according to the pull-up trigger signal and the first fractional frequency signal With the control unit of reset signal；

It is connect with described control unit, is configured to the outputting oscillation signal when the control signal is the first level state Oscillator unit；

It is connect with the oscillator unit and described control unit, is configured to believe the oscillation according to the reset signal Number carry out for the first time frequency dividing obtain the frequency unit of first fractional frequency signal and the second fractional frequency signal；

It connect, is configured to according to the reset signal to first frequency dividing with the frequency unit and described control unit Signal carries out second of frequency dividing and obtains the beat unit of cadence signal；

It connect, is configured to according to the cadence signal and the reset signal with the beat unit and described control unit Obtain the address location of address signal；

It connect, is configured to according to first fractional frequency signal, described second with the frequency unit and the address location Fractional frequency signal and the address signal generate the audio unit of audio signal；And

It connect, is configured to when the control signal is the first level state with described control unit and the audio unit The output unit of output sound driver signal after logical operation is carried out to the audio signal.

The utility model second aspect provides a kind of warning device, comprising: integrated circuit as described above, and:

It is connect with the integrated circuit, is configured to sound an alarm letter according to the sound driver signal that the integrated circuit exports Number audible device.

The utility model acquired advantageous effects compared with the existing technology are as follows: in the integrated of above-mentioned imitation alarm song In circuit, control unit generates control signal and reset signal, and each list in integrated circuit can be realized by the reset signal The reset operation of member, sounds the alarm so that audible device can recycle；Level state by controlling signal can control should Whether integrated circuit exports sound driver signal, therefore the operating method of the integrated circuit is simple, it is easy to accomplish；Oscillator simultaneously According to control signal outputting oscillation signal, frequency unit carries out frequency dividing for the first time to oscillator signal according to reset signal and generates unit First fractional frequency signal and the second fractional frequency signal, audio unit is according to the first fractional frequency signal, the second fractional frequency signal and address signal The audio signal with a variety of audio frequencies is generated, when output unit exports sound driver signal to audible device, due to The frequency of audio signal has an adjustability, thus audible device according to sound driver signal it is recyclable issue have adjustable frequency and The alarm song of toneable tally used in ancient times as credentials or a warrant bat, strong flexibility, improve the practicability of ambulance；To efficiently solve in the prior art Imitation alarm song circuit structure is complicated, manufacturing cost is higher and can not drive the adjustable frequency of audible device circulation sending and can The problem of note beat alarm song of tune.

Detailed description of the invention

Fig. 1 is a kind of application system frame diagram of integrated circuit for imitating alarm song provided by the embodiment of the utility model；

Fig. 2 is a kind of function structure chart of integrated circuit for imitating alarm song provided by the embodiment of the utility model；

Fig. 3 is a kind of function structure chart of control unit provided by the embodiment of the utility model；

Fig. 4 is a kind of circuit structure diagram of electrification reset module provided by the embodiment of the utility model；

Fig. 5 is a kind of circuit structure diagram of signal processing module provided by the embodiment of the utility model；

Fig. 6 is a kind of circuit structure diagram of oscillator unit provided by the embodiment of the utility model；

Fig. 7 is a kind of circuit structure diagram of frequency unit provided by the embodiment of the utility model；

Fig. 8 is a kind of circuit structure diagram of beat unit provided by the embodiment of the utility model；

Fig. 9 is a kind of circuit structure diagram of address location provided by the embodiment of the utility model；

Figure 10 is a kind of circuit structure diagram of audio unit provided by the embodiment of the utility model；

Figure 11 is a kind of circuit structure diagram of output unit provided by the embodiment of the utility model.

Specific embodiment

The utility model discloses a kind of integrated circuit 10 for imitating alarm song, which is mainly used in rescue In vehicle 400, wherein figure 1 illustrate the application system frames of integrated circuit 10 provided by the utility model embodiment, such as Fig. 1 institute Show, ambulance 400 includes warning device 300, includes integrated circuit 10 and audible device 20, integrated circuit in warning device 300 10 connect with audible device 20, issue the adjustable sound driver signal of audio frequency to audible device 20 by integrated circuit 10 BD, BDB, since the audio frequency and note beat of integrated circuit 10 sound driver signal BD, BDB generated are all adjustable, that Audible device 20 can send out a variety of cycle frequencies under the driving of sound driver signal BD, BDB and toneable tally used in ancient times as credentials or a warrant is clapped Alarm song；When ambulance 400 in the process of moving, can be according to the cycle frequency that needs to adjust alarm song and note of user Beat has extensive practical application value to greatly improve the usage experience sense of user.

Optionally, audible device 20 is loudspeaker or piezo etc..

Fig. 2 shows it is provided by the embodiment of the utility model imitate alarm song integrated circuit 10 modular structure, in order to Convenient for explanation, part relevant to the utility model embodiment is illustrated only, details are as follows:

As shown in Fig. 2, the integrated circuit 10 includes: control unit 101, oscillator unit 102, frequency unit 103, beat Unit 104, address location 105, audio unit 106 and output unit 107；Wherein, the access of control unit 101 pull-up triggering letter Number TG, and control signal EN and reset signal RESET is generated according to pull-up trigger signal TG and the first fractional frequency signal H1；Due to control Unit 101 processed control signal EN generated has varying level state, such as high level, low level, by controlling signal EN Level state can control the conducting of each unit or off state in integrated circuit 10；For example, working as 101 institute of control unit When the control signal EN of generation is in high level state, the integrated circuit just normally outward output sound driver signal BD, BDB, and then the work or halted state of integrated circuit 10 can be controlled by controlling signal EN；Reset signal RESET can be used In the reset operation for realizing each unit in integrated circuit 10, the integrated circuit 10 is made to make a sound drive to the circulation of audible device 20 Dynamic signal BD, BDB drive the circulation of audible device 20 to send out alarm song by sound driver signal BD, BDB.

Oscillator unit 102 is connect with control unit 101, and control unit 101 is transmitted to oscillator list for signal EN is controlled Member 102, when controlling signal EN is the first level state, 102 outputting oscillation signal OSC of oscillator unit；Optionally, the control It is high level state or low level state that signal EN processed, which is the first level state, is not limited this herein；As a kind of excellent The embodiment of choosing, control signal EN herein are that the first level state refers to that control signal EN is high level state, that is, are only had When the control signal EN generated of control unit 101 is high level state, oscillator unit 102 just understands outputting oscillation signal OSC；Conversely, the second electrical level state refers to low level state, then oscillator list if control signal EN is second electrical level state Member 102 stops working, and can't generate oscillator signal OSC；Therefore pass through the i.e. controllable oscillation of the level state of control signal EN Device unit 102 stops or normal operating conditions.

Frequency unit 103 is connect with oscillator unit 102 and control unit 101, and frequency unit 103 is according to reset signal RESET carries out frequency dividing for the first time to oscillator signal OSC and obtains the first fractional frequency signal H1 and the second fractional frequency signal H2；Optionally, The frequency of one fractional frequency signal H1 and the frequency of the second fractional frequency signal H2 can be identical or not identical, and integrated circuit 10 is to first The frequency of fractional frequency signal H1 and the second fractional frequency signal H2, which continue signal processing, can be obtained the sound drive with specific frequency Dynamic signal BD, BDB；Beat unit 104 is connect with frequency unit 103 and control unit 101, and beat unit 104 is believed according to reset Number RESET carries out second of frequency dividing to the first fractional frequency signal H1 and obtains cadence signal RLCK；Due to passing through frequency dividing and for the first time The secondary frequency for dividing changeable cadence signal RLCK, when the frequency of cadence signal RLCK changes, 10 institute of integrated circuit The frequency of sound driver signal BD, BDB of output can also occur to change accordingly, so that driving audible device 20 to issue has not The alarm song of same frequency.

Address location 105 is connect with beat unit 104 and control unit 101, and address location 105 is according to cadence signal RLCK Address signal Q0 is obtained with reset signal RESET；Integrated circuit 10 can be realized with the generation of specific period by address signal Q0 Sound driver signal BD, BDB, and then realize that audible device 20 is capable of the broadcasting melody of sequence, and control audible device 20 is broadcast Put the total duration of alarm song；Audio unit 106 is connect with frequency unit 103 and address location 105, and audio unit 106 is according to One fractional frequency signal H1, the second fractional frequency signal H2 and address signal Q0 generate audio signal TONE；As noted previously, as first point Frequency signal H1 and the second fractional frequency signal H2 has specific audio frequency, when audio unit 106 receives the first fractional frequency signal H1, the When two divided-frequency signal H2 and address signal Q0, audio unit 106 is according to the level state of address signal Q1 selection output first Fractional frequency signal H1 or the second fractional frequency signal H2, and then the audio signal TONE with specific audio frequency is formed, pass through audio Signal TONE can make sound driver signal BD, BDB of the output different frequency of integrated circuit 10.

Output unit 107 is connect with control unit 101 and audio unit 106, when the control signal that control unit 101 generates EN be the first level state when, output unit 107 to audio signal TONE carry out logical operation after export sound driver signal BD, BDB, wherein output unit 107 is also connect with audible device 20, and sound driver signal BD, BDB are transmitted to hair by output unit 107 Acoustic equipment 20, audible device 20, which can be driven, and issue by the sound driver signal BD, BDB has specific audio frequency and spy The alarm song of fixed note beat；As described above, the control signal EN is that the first level state refers to that control signal EN is high Level state may also mean that control signal EN is low level state, not limit this herein；Preferably, first electricity Level state refers to that control signal EN is high level state；Therefore only when controlling signal EN is high level state, output unit 107 can just export sound driver signal BD, BDB to audible device 20, and then audible device 20 is driven to sound the alarm；So as to Whether the i.e. controllable output unit 107 of level state by controlling signal EN exports sound driver signal BD, BDB.

As an alternative embodiment, Fig. 3 shows the mould of control unit 101 provided by the embodiment of the utility model Block structure, as shown in figure 3, control unit 101 include electrification reset module 1011 and signal processing module 1012, wherein on reply by cable Position module 1011 accesses DC power supply VDD and generates power-on reset signal POR, and power-on reset signal POR is used to single for control Member 101 carries out power on reset operation；Signal processing module 1012 is connect with electrification reset module 1011, signal processing module 1012 Reset signal RESET is generated according to power-on reset signal POR and pull-up trigger signal TG, signal processing module 1012 is according to powering on Reset signal POR, pull-up trigger signal TG and the first fractional frequency signal H1 generate control signal EN, wherein the first fractional frequency signal H1 by Frequency unit 103 generates, specifically, clock signal of the first fractional frequency signal H1 as signal processing module 1012；Signal processing Module 1012 can generate reset signal RESET and control signal EN simultaneously.

As an alternative embodiment, Fig. 4 shows electrification reset module provided by the embodiment of the utility model 1011 circuit structure, electrification reset module 1011 include: the first PMOS tube PMOS1, first capacitor C1, the first reverser INV1, the second reverser INV2 and third reverser INV3；Wherein the source electrode of the first PMOS tube PMOS1 meets DC power supply VDD, The drain electrode of the grounded-grid GND, the first PMOS tube PMOS1 of first PMOS tube PMOS1 and the input terminal of the first reverser INV1 are total It is connected to the first end of first capacitor C1, the second end of first capacitor C1 is grounded GND, the output termination second of the first reverser INV1 The input terminal of reverser INV2, the input terminal of the output termination third reverser INV3 of the second reverser INV2, third reverser The output of INV3 terminates signal processing module 1012, and wherein the output end of third reverser INV3 is used for power-on reset signal POR is transmitted to signal processing module 1012.

In the circuit structure of electrification reset module 1011 shown in Fig. 4, when control unit 101 just powers on, directly Galvanic electricity source VDD charges to first capacitor C1, and first capacitor C1 can generate certain delay time in charging transient, prolongs at this When the time in, electrification reset module 1011 generate one be about 1~9 microsecond power-on reset signal POR, need to illustrate It is that the delay time of first capacitor C1 is related with the capacitance of the size of the first PMOS tube PMOS1 and first capacitor C1, if first The size of PMOS tube PMOS1 is bigger bigger with the capacitance of first capacitor C1, then the delay time of first capacitor C1 is also longer；Its The power-on reset signal POR that middle electrification reset module 1011 generates is high level signal；When electrification reset module 1011 will power on When reset signal POR is transmitted to processing module 1012, processing module 1012 can be carried out to reply by cable by power-on reset signal POR Bit manipulation.

Fig. 5 shows the circuit structure of signal processing module 1012 provided by the embodiment of the utility model, processing module It 1012 include: the 4th reverser INV4, the 5th reverser INV5, the 6th reverser INV6, the 7th reverser INV7, the 8th reversed Device INV8, the 9th reverser INV9, the first nor gate NOR1, the second nor gate NOR2, the first d type flip flop ZDR1, the first T triggering Device ZTR1 and the second PMOS tube PMOS2.

Wherein the source electrode of the second PMOS tube PMOS2 meets DC power supply VDD, the grounded-grid GND of the second PMOS tube PMOS2, The drain electrode of second PMOS tube PMOS2 and the input terminal access pull-up trigger signal TG of the 4th reverser INV4, specifically, due to the The drain electrode of two PMOS tube PMOS2 and the external control button of input terminal of the 4th reverser INV4, when control button is pressed, at this time It is equivalent to control button to trigger over the ground, pull-up trigger signal TG is low level signal；If control button is not pressed, due to depositing In pull-up resistor, pulling up trigger signal TG at this time is high level signal；The output end and the second nor gate of 4th reverser INV4 The first input end of NOR2 is connected to the D input terminal of the first d type flip flop ZDR1 altogether, and the input termination frequency dividing of the 5th reverser INV5 is single Member 103 is configured to the first fractional frequency signal H1 of access, wherein the first fractional frequency signal H1 believes as the clock of signal processing module 1012 Number；The CK input terminal of the output end of 5th reverser INV5 and the first d type flip flop ZDR1 are connected to the defeated of the 6th reverser INV6 altogether Enter end, the CKB input terminal of the first d type flip flop ZDR1 of output termination of the 6th reverser INV6, the input of the 7th reverser INV7 End is configured to the inversion signal TGB of access pull-up trigger signal TG, and the first input end of the first nor gate NOR1 connects reset Module 1011, for accessing power-on reset signal POR；The second the 7th reverser INV7's of input termination of first nor gate NOR1 Output end, the input terminal of the 8th reverser INV8 of output termination of the first nor gate NOR1, the reset letter of the first d type flip flop ZDR1 The reset signal input terminal R of number input terminal R and the first T trigger ZTR1 is connected to the output end of the 8th reverser INV8 altogether, wherein The output end output reset signal RESET of 8th reverser INV8, when the first d type flip flop ZDR1 reset signal input terminal R and When the reset signal input terminal R of first T trigger ZTR1 accesses the reset signal RESET, the first d type flip flop ZDR1 and first T trigger ZTR1 executes reset operation under the driving of reset signal RESET；The Q output of first d type flip flop ZDR1 connects The CK input terminal of one T trigger ZTR1, the CKB input of the first T trigger ZTR1 of QB output termination of the first d type flip flop ZDR1 End, the Q output of the first T trigger ZTR1 connect the second input terminal of the second nor gate NOR2, the output of the second nor gate NOR2 The input terminal of the 9th reverser INV9 is terminated, the output end of the 9th reverser INV9 is configured to output control signal EN.

In the circuit structure of signal processing module 1012 out shown in Fig. 5, if the control button is pressed, pull-up Trigger signal TG is low level signal, and the inversion signal TGB of pull-up trigger signal TG is high level signal, herein signal processing mould Block 1012 starts to work normally；In order to avoid external some noise signal false triggering control buttons, cause unexpectedly to open letter Each electronic component in number processing module 1012, signal processing module 1012 increases stabilization processing, when control button quilt After pressing, there is the 1st failing edge in the first fractional frequency signal H1 at least maintaining the input terminal to the 5th reverser INV5 to be accessed When, there is the 1st rising edge in the accessed signal of CK input terminal of the first d type flip flop ZDR1 at this time, according to the first d type flip flop ZDR1 Input terminal and output end between signal logic handle rule, when the letter that the CK input terminal of the first d type flip flop ZDR1 is accessed When number being rising edge signal, the Q output of the first d type flip flop ZDR1 exports a high level signal, the first d type flip flop ZDR1's QB output end exports a low level signal, and then the Q output of the first T trigger ZTR1 is driven to export high level signal, makes It obtains the control signal EN that signal processing module 1012 is exported and maintains high level state always, signal processing module 1012 can Lasting normal work；After control button is pressed regular hour release, pull-up trigger signal TG becomes high level signal, The inversion signal TGB of pull-up trigger signal TG becomes low level signal, due to when signal processing module 1012 is by one section at this time Between normal work after, the signal that the Q output of the first T trigger ZTR1 is exported maintains high level state, signal processing The control signal EN that module 1012 is exported remains within high level state, so as to avoid since control button is by false triggering The problem of causing signal processing module 1012 to be in abnormal operating state；If the time that opposite control button is pressed is too short, Do not wait until that the first fractional frequency signal H1 that the input terminal of the 5th reverser INV5 is accessed the 1st failing edge occurs and terminates, at this time The inversion signal TGB of pull-up trigger signal TG becomes low level signal, and the Q output of the first T trigger ZTR1 remains within Low level state when circuit is closed, the control signal EN for causing signal processing module 1012 to generate can also immediately become low level State, signal processing module 1012 stop working.

It should be noted that the inversion signal TGB of pull-up trigger signal TG passes through reverser and powers in conjunction with Fig. 4 and Fig. 5 Reset signal POR generates reset signal RESET, thus the first d type flip flop after the logical operation of the first nor gate NOR1 ZDR1 and the first T trigger ZTR1 carries out reset operation according to reset signal RESET；If electrification reset module 1011 just powers on When, it is high level by power-on reset signal POR, power-on reset signal POR has reset response at this time；When electrification reset module 1011 do not work, and pulling up trigger signal TG is low level signal, and the inversion signal TGB of pull-up trigger signal TG is high level Signal pulls up the inversion signal TGB of trigger signal TG at this time for realizing reset response；Pass through the output of the 8th reverser INV8 Hold the reset signal RESET of output that there is reset response for all units in integrated circuit 10.

Therefore the particular circuit configurations of above-mentioned Fig. 4 and control unit illustrated in fig. 5 101 are combined, control unit 101 generates Reset signal RESET and control signal EN, reset signal RESET can play reset response, by control signal EN, that is, controllable The work or halted state of each unit in integrated circuit 10 processed, are conducive to circuit structure and the operation of simplifying integrated circuit 10 Step.

As an alternative embodiment, Fig. 6 shows oscillator unit 102 provided by the embodiment of the utility model Circuit structure, wherein oscillator unit 102 include: first resistor R1, the second capacitor C2, the first NAND gate NAND1, second with it is non- Door NAND2, third NAND gate NAND3, the tenth reverser INV10, the 11st reverser INV11, the 12nd reverser INV12, 13rd reverser INV13, the 14th reverser INV14 and the 15th reverser INV15.

As shown in fig. 6, the first end of first resistor R1, the first end of the second capacitor C2 and the tenth reverser INV10 Input terminal is connected to the input terminal of the 11st reverser INV11 altogether, and the output of the 11st reverser INV11 terminates the 12nd reverser The input terminal of INV12, the first input end of the first NAND gate NAND1 of output termination of the tenth reverser INV10, the first NAND gate The output end of second the second NAND gate NAND2 of input termination of NAND1, the first input end and first of the second NAND gate NAND2 The output end of NAND gate NAND1 is connected to the first input end of third NAND gate NAND3, the output of the 12nd reverser INV12 altogether The second input terminal of the second NAND gate NAND2 is terminated, the second input termination control unit 101 of third NAND gate NAND3 is used for Incoming control signal EN；The input terminal of the 13rd reverser INV13 of output termination of third NAND gate NAND3, the 13rd is reversed The second end of the output end of device INV13 and the second capacitor C2 are connected to the input terminal of the 14th reverser INV14 altogether, and the 14th is reversed The output end of device INV14 and the second end of first resistor R1 are connected to the input terminal of the 15th reverser INV15 altogether, and the 15th is reversed The output end of device INV15 is configured to outputting oscillation signal OSC.

According to the circuit structure of oscillator unit 102 it is found that oscillator unit 102 has spy according to control signal EN output Determine the oscillator signal OSC of frequency of oscillation, as described above, only when controlling signal EN is the first level state, oscillator unit 102 can just be connected, correspondingly, the output end of the 15th reverser INV15 just can outputting oscillation signal OSC；Illustratively, it vibrates Signal OSC is square-wave signal, which has specific frequency of oscillation, if frequency of oscillation is 200 kHz.

As a kind of optional embodiment, Fig. 7 shows the circuit of frequency unit 103 provided by the embodiment of the utility model Structure, wherein frequency unit 103 includes: the 16th reverser INV16, the 17th reverser INV17, eighteen incompatibilities to device INV18 and T flip-flop array 1031；Wherein, T flip-flop array 1031 includes N number of mutually cascade T trigger, is triggered in T In device array 1031, the reset signal input terminal R of every level-one T trigger is configured to access reset signal RESET, reset herein Signal RESET is used to carry out reset operation to every level-one T trigger in T flip-flop array 1031, such as when integrated circuit 10 When not working, reset signal RESET is high level signal, by reset signal RESET to each in T flip-flop array 1031 After grade T trigger carries out reset operation, then integrated circuit 10 exports sound driver signal BD, BDB to audible device 20 again；The The Q output of i grades of T triggers connects the CKB input terminal of i+1 grade T trigger, the QB output termination i+1 of i-stage T trigger The CK input terminal of grade T trigger.

Wherein, the 17th reverser INV17's of CK input termination of the 1st grade of T trigger in T flip-flop array 1031 is defeated Outlet, the CKB input terminal of the 1st grade of T trigger in T flip-flop array 1031 and the input terminal of the 17th reverser INV17 are total It is connected to the output end of the 16th reverser INV16, the input of the 16th reverser INV16 terminates oscillator unit 102, by the The input terminal of 16 reverser INV16 can input oscillator signal OSC, N-1 grades of T triggers in T flip-flop array 1031 The Q output of N grades of T triggers that is configured in the second fractional frequency signal H2, T flip-flop array 1031 of output of Q output connect Input terminal from eighteen incompatibilities to device INV18, eighteen incompatibilities to the output end of device INV18 be configured to output the first fractional frequency signal H1.

Wherein the N is the positive integer more than or equal to 9, and the i is 1 to any positive integer between N-1.

According to the particular circuit configurations of above-mentioned frequency unit 103, when oscillator signal OSC is transmitted to by oscillator unit 102 When frequency unit 103, since T flip-flop array 1031 contains multiple mutually cascade T triggers, T flip-flop array 1031 In multiple T triggers oscillator signal OSC is divided after output have specific frequency the first fractional frequency signal H1 and have Second fractional frequency signal H2 of specific frequency；Illustratively, the first fractional frequency signal H1 is 390 hertz, and the second fractional frequency signal H2 is 780 Hertz；Wherein the first fractional frequency signal H1 can be used as clock signal and export to control unit 101, can also be to the first fractional frequency signal H1 Continue frequency dividing to obtain suitable audio cadence signal；Second fractional frequency signal H2 can be directly as the final output of integrated circuit 10 Signal；To which frequency unit 103 generates the first fractional frequency signal H1 and the second fractional frequency signal H2, the unit in integrated circuit 10 is to the One fractional frequency signal H1 and the second fractional frequency signal H2 carries out the repeatedly operation such as frequency dividing, and integrated circuit 10 is produced with specific frequency Sound driver signal BD, BDB, and then change frequency and note beat that audible device 20 is sounded the alarm.

As an alternative embodiment, Fig. 8 shows the electricity of beat unit 104 provided by the embodiment of the utility model Line structure；Wherein, beat unit 104 includes: the 19th reverser INV19, the 20th reverser INV20, the second d type flip flop ZDR2, third d type flip flop ZDR3, four d flip-flop ZDR4, the 5th d type flip flop ZDR5, the 2nd T trigger ZTR2 and the 3rd T Trigger ZTR3.

As shown in Figure 8, wherein the input of the 19th reverser INV19 terminates frequency unit 103, for accessing first point Frequency signal H1, wherein the first fractional frequency signal H1 has the function of carry in beat unit 104；19th reverser INV19's The CKB input terminal of output end, the input terminal of the 20th reverser INV20 and the second d type flip flop ZDR2 is connected to the 3rd D triggering altogether The CK input terminal of the CKB input terminal of device ZDR3, the output end of the 20th reverser INV20 and the second d type flip flop ZDR2 are connected to altogether The CK input terminal of third d type flip flop ZDR3, the reset signal input terminal R of the second d type flip flop ZDR2, four d flip-flop ZDR4 The reset signal of reset signal input terminal R, the reset signal input terminal R of the 2nd T trigger ZTR2 and the 3rd T trigger ZTR3 Input terminal R is connected to control unit 101 altogether, can be to beat by reset signal RESET for accessing reset signal RESET Unit 104 carries out reset operation；The reset signal input of the QB output termination third d type flip flop ZDR3 of second d type flip flop ZDR2 R is held, the Q output of the second d type flip flop ZDR2 connects the D input terminal of third d type flip flop ZDR3, the D input of the second d type flip flop ZDR2 The CK input terminal at end, the QB output end of third d type flip flop ZDR3 and four d flip-flop ZDR4 is connected to the 5th d type flip flop altogether The CK input terminal of ZDR5, the Q output of third d type flip flop ZDR3 and the CKB input terminal of four d flip-flop ZDR4 are connected to the 5th altogether The CKB input terminal of d type flip flop ZDR5, the Q output of four d flip-flop ZDR4 connect the D input terminal of the 5th d type flip flop ZDR5, the The CK that the D input terminal of four d flip-flop ZDR4 and the QB output end of the 5th d type flip flop ZDR5 are connected to the 2nd T trigger ZTR2 altogether is defeated Enter end, the Q output of the 5th d type flip flop ZDR5 meets the CKB input terminal of the 2nd T trigger ZTR2, the Q of the 2nd T trigger ZTR2 The CKB input terminal of the 3rd T trigger ZTR3 of output termination, the 3rd T trigger ZTR3 of QB output termination of the 2nd T trigger ZTR2 CK input terminal, the QB output end of the 3rd T trigger ZTR3 be configured to output cadence signal RLCK.

In the particular circuit configurations of above-mentioned beat unit 104, one in the alarm song that is issued by audible device 20 Note corresponds to a beat, and when beat unit 104 generates cadence signal RLCK, cadence signal RLCK can in integrated circuit 10 Play the role of carry, and then adjusts the pitch time of integrated circuit 10 generated sound driver signal BD, BDB；Illustratively, In conjunction with attached drawing 7 and attached drawing 8, if in practical applications, ambulance 400 is needed to issue the alarm song that pitch time is 92.14 milliseconds, The series N of T flip-flop array 1031 in above-mentioned frequency unit 103 is then set as 9, then the T trigger battle array in frequency unit 103 The first fractional frequency signal H1 can be obtained after carrying out 36 frequency dividings to oscillator signal OSC in column 1031, more due to existing in beat unit 104 A d type flip flop and multiple T triggers, when the first fractional frequency signal H1 is transmitted to beat unit 104 by frequency unit 103, D triggering Device and T trigger carry out the first fractional frequency signal H1 second to directly obtain the section that pitch time is 92.14 milliseconds after dividing Signal RLCK is clapped, cadence signal RLCK is based on, sound driver signal BD, BDB are transmitted to audible device 20 by integrated circuit 10 In, it is 92.14 milliseconds of alarm song to drive the capable of emitting pitch time of audible device 20；Therefore adjustable by beat unit 104 The audio frequency and pitch time of alarm song are saved, to realize the switching in turn and broadcasting of alarm song.

As an alternative embodiment, Fig. 9 shows the electricity of address location 105 provided by the embodiment of the utility model Line structure；Address location 105 includes: the 21st reverser INV21, the 22nd reverser INV22 and the 4th T trigger ZTR4；Wherein the input of the 21st reverser INV21 terminates beat unit 104, for accessing cadence signal RLCK；20th The output end of one reverser INV21 and the input terminal of the 22nd reverser INV22 are connected to the CKB of the 4th T trigger ZTR4 altogether Input terminal, the CK input terminal of the 4th T trigger ZTR4 of output termination of the 22nd reverser INV22, the 4th T trigger ZTR4 Reset signal input terminal R connect control unit 101, for accessing reset signal RESET, the 4th T trigger ZTR4 is according to reset Signal RESET resets operation to execute, and the Q output of the 4th T trigger ZTR4 is configured to output address signal Q0.

In the circuit structure diagram of address above mentioned unit 105, section is accessed by the input terminal of the 21st reverser INV21 Signal RLCK is clapped, cadence signal RLCK is used as carry signal in address location 105, to realize that audible device 20 can sequentially be broadcast Put alarm song；Illustratively, in conjunction with the discussion in rear above-mentioned attached drawing 1 for integrated circuit 10, if being arranged in the integrated circuit 10 A cycle in the note sum of alarm song be 8, the total durations of every 4 notes is 92.1 milliseconds, and frequency unit 103 is right Oscillator signal OSC progress first time frequency dividing obtains a length of when a length of 92.14 milliseconds when note of the first fractional frequency signal H1 and note 92.14 milliseconds of the second fractional frequency signal H2, according to the particular circuit configurations of address above mentioned unit 105, then 105 basis of address location Cadence signal RLCK obtains a length of 184.28 milliseconds when note of address signal Q0, and address location 105 is by address signal Q0 It exports to audio unit 106, selection signal of the address signal Q0 as audio unit 106, and then 106 base area of audio unit The second of a length of 92.14 milliseconds of the first fractional frequency signal H1 or a length of 92.14 milliseconds of when note when location signal Q0 exports note Fractional frequency signal H2, to form audio signal TONE；To which the note of signal in integrated circuit 10 be adjusted by address signal Q0 Duration and frequency.

As an alternative embodiment, Figure 10 shows audio unit 106 provided by the embodiment of the utility model Circuit structure；Audio unit 106 includes the 23rd reverser INV23 and selector ZUX；Wherein, the 23rd reverser The input of INV23 terminates frequency unit 103, is configured to the first fractional frequency signal H1 of access；The output of 23rd reverser INV23 Terminate the low level signal input terminal of selector ZUX " 0 ", the selection signal input terminal " s " of selector ZUX connects beat unit 104, structure It makes as access address signal Q0；The high signal input terminal " 1 " of selector ZUX connects frequency unit 103, is configured to second point of access Frequency signal H2, the output end of selector ZUX are configured to output audio signal TONE.

In the circuit structure of above-mentioned audio unit 106, the low level signal input terminal of selector ZUX " 0 " first point of access The high signal input terminal " 1 " of the inversion signal of frequency signal H1, selector ZUX accesses the second fractional frequency signal H2, wherein selector The selection signal input terminal " s " of ZUX is used as control terminal；When the address signal that the selection signal input terminal of selector ZUX is accessed Q0 is low level, then the audio signal TONE that the output end of selector ZUX is exported is the inversion signal of the first fractional frequency signal H1； If the address signal Q0 that the selection signal input terminal of selector ZUX is accessed is high level, the output end institute of selector ZUX is defeated Audio signal TONE out is the second fractional frequency signal H2.

The modular structure of integrated circuit 10 shown by 1 with reference to the accompanying drawings, by the oscillator signal generated of oscillator unit 102 The first fractional frequency signal H1 and the second fractional frequency signal H2 can be obtained after the processing of the multiple two divided-frequency of frequency unit 103 in OSC；It is logical The low and high level state for crossing address signal Q0 can make selector AUX export the frequency dividing letter of the first fractional frequency signal H1 or second respectively Number H2, to form the audio signal TONE with specific audio frequency；Integrated circuit 10 is set according to audio signal TONE to sounding Standby 20 output sound driver signal BD, BDB；As noted previously, as the audio frequency and note beat of audio signal TONE are all It is adjustable, therefore, audible device 20 can be issued under the driving of sound driver signal BD, BDB have variable audio frequency and The alarm song that toneable tally used in ancient times as credentials or a warrant is clapped.

As a kind of optional embodiment, Figure 11 shows the electricity of output unit 107 provided by the embodiment of the utility model Line structure；Output unit 107 includes: the 24th reverser INV24, the 25th reverser INV25, the 26th reverser INV26, the 27th reverser INV27, the second eighteen incompatibilities are to device INV28, the 29th reverser INV29, the 30th reversed Device INV30, the 4th NAND gate NAND4 and the 5th NAND gate NAND5.

Wherein, the first input end of the 4th NAND gate NAND4 and the first input end of the 5th NAND gate NAND5 are connected to control altogether Unit 101 processed is used for incoming control signal EN；The second input terminal and the 24th reverser INV24 of 4th NAND gate NAND4 Input terminal be connected to audio unit 106 altogether, be used for incoming audio signal TONE, the output of the 24th reverser INV24 terminates The second input terminal of 5th NAND gate NAND5, the 25th reverser INV25's of output termination of the 4th NAND gate NAND4 is defeated Enter end, the input terminal of the 26th reverser INV26 of output termination of the 25th reverser INV25, the 26th reverser The input terminal of the 27th reverser INV27 of output termination of INV26, the output end of the 27th reverser INV27 is for defeated Sound driving signal BD out；Output termination input terminal of second eighteen incompatibilities to device INV28 of 5th NAND gate NAND5, the 20th The input terminal of the 29th reverser INV29 of output termination of eight reverser INV28, the output of the 29th reverser INV29 The input terminal of the 30th reverser INV30 is terminated, the output end of the 30th reverser INV30 is for exporting sound driver signal BDB。

It should be noted that in the circuit structure of above-mentioned output unit 107, the output of the 27th reverser INV27 The sound driver signal BDB phase for holding the output end of exported sound driver signal BD and the 30th reverser INV30 to be exported Position is opposite；When control unit 101, which will control signal EN, is transmitted to output unit 107, only when control signal EN is in first When level state, output unit 107 can be just connected, to export sound driver signal BD, BDB, it is preferred that control signal EN herein It is high level state for the first level state, i.e., only when controlling signal EN is high level state, integrated circuit 10 can just be driven Dynamic audible device 20 sounds the alarm, and then can control the working condition of integrated circuit 10 according to control signal EN.

In conjunction with attached drawing 1- attached drawing 11, in the utility model embodiment, frequency unit 103 carries out oscillator signal OSC more The first fractional frequency signal H1 and the second fractional frequency signal H2 are obtained after secondary two divided-frequency, therefore, the frequency dividing letter of the first fractional frequency signal H1 and second The audio frequency of number H2 has controllability, and audio unit 106 can be according to the low and high level state selectivity of address signal Q0 The first fractional frequency signal H1 or the second fractional frequency signal H2 is exported, to form audio signal TONE；Correspondingly, if oscillator signal OSC After the processing of multiple two divided-frequency, then the audio frequency of audio signal TONE and note beat can also change；When output is single When 107 couples of audio signal TONE of member export sound driver signal BD, BDB to audible device 20 after logical process, sounding Equipment 20 produces the alarm song with specific audio frequency according to sound driver signal BD, BDB, and then guarantees ambulance 400 The alarm acoustic frequency and beat issued can according to people needs and be adjusted, improve the use comfort of user；Together When in conjunction with attached drawing 1- attached drawing 11, integrated circuit 10 provided by the utility model embodiment by multiple units interconnected come The function of imitating ambulance alarm song is realized, the internal circuit configuration of integrated circuit 10 is simple, scalability is strong, this field skill Art personnel are based on the utility model embodiment and are readily able to realize, manufacturing cost is cheap, have extremely wide application scenarios；To Effectively overcome and imitated present in the integrated circuit of alarm song in the prior art: circuit structure is complicated, drives audible device The problem of audio frequency and note beat of the alarm song issued can not be adjusted.

It needs to be illustrated, herein, such as multiple, multichannel multiple and a variety of etc is referred both to greater than 1 Quantity, the circuit structure diagram shown by the utility model embodiment are merely illustrative the reality of each unit in the utility model Mode is applied, is not intended to limit the utility model.

Claims (10)

1. a kind of integrated circuit for imitating alarm song characterized by comprising

Access pull-up trigger signal is configured to generate control signal and again according to the pull-up trigger signal and the first fractional frequency signal The control unit of position signal；

It is connect with described control unit, is configured to the oscillation of the outputting oscillation signal when the control signal is the first level state Device unit；

Connect with the oscillator unit and described control unit, be configured to according to the reset signal to the oscillator signal into Frequency dividing obtains the frequency unit of first fractional frequency signal and the second fractional frequency signal to row for the first time；

It connect, is configured to according to the reset signal to first fractional frequency signal with the frequency unit and described control unit It carries out second of frequency dividing and obtains the beat unit of cadence signal；

It is connect with the beat unit and described control unit, is configured to be obtained according to the cadence signal and the reset signal The address location of address signal；

It connect, is configured to according to first fractional frequency signal, second frequency dividing with the frequency unit and the address location Signal and the address signal generate the audio unit of audio signal；And

It connect, is configured to when the control signal is the first level state to institute with described control unit and the audio unit State the output unit that audio signal carries out output sound driver signal after logical operation.

2. integrated circuit according to claim 1, which is characterized in that described control unit includes:

It is configured to the electrification reset module that access DC power supply generates power-on reset signal；

It is connect with the electrification reset module, is configured to generate institute according to the power-on reset signal and the pull-up trigger signal Reset signal is stated, and institute is generated according to the power-on reset signal, the pull-up trigger signal and first fractional frequency signal State the signal processing module of control signal.

3. integrated circuit according to claim 2, which is characterized in that the electrification reset module include: the first PMOS tube, First capacitor, the first reverser, the second reverser and third reverser；

Wherein, the source electrode of first PMOS tube meets DC power supply, the grounded-grid of first PMOS tube, the first PMOS Draining for pipe is connected to the first end of the first capacitor with the input terminal of first reverser altogether, and the second of the first capacitor End ground connection, the output of first reverser terminate the input terminal of second reverser, the output end of second reverser The input terminal of the third reverser is connect, the output of the third reverser terminates the signal processing module.

4. integrated circuit according to claim 2, which is characterized in that the signal processing module include: the 4th reverser, 5th reverser, the 6th reverser, the 7th reverser, the 8th reverser, the 9th reverser, the first nor gate, the second nor gate, First d type flip flop, the first T trigger and the second PMOS tube；

Wherein the source electrode of second PMOS tube meets DC power supply, the grounded-grid of second PMOS tube, the 2nd PMOS The drain electrode of pipe and the input terminal of the 4th reverser are configured to access the pull-up trigger signal, the 4th reverser it is defeated The first input end of outlet and second nor gate is connected to the D input terminal of first d type flip flop, the 5th reverser altogether Input terminal be configured to access first fractional frequency signal, the output end of the 5th reverser and first d type flip flop CK input terminal is connected to the input terminal of the 6th reverser altogether, and the output of the 6th reverser terminates first d type flip flop CKB input terminal, the input terminal of the 7th reverser is configured to access the inversion signal of the pull-up trigger signal, described the The first input end of one nor gate connects the electrification reset module, and the second input termination the described 7th of first nor gate is anti- To the output end of device, the output of first nor gate terminates the input terminal of the 8th reverser, first d type flip flop The reset signal input terminal of reset signal input terminal and the first T trigger is connected to the output end of the 8th reverser altogether, The Q output of first d type flip flop connects the CK input terminal of the first T trigger, the QB output end of first d type flip flop Connect the CKB input terminal of the first T trigger, it is second defeated to connect second nor gate for the Q output of the first T trigger Enter end, the output of second nor gate terminates the input terminal of the 9th reverser, the output end structure of the 9th reverser It makes to export the control signal.

5. integrated circuit according to claim 1, which is characterized in that the oscillator unit includes: first resistor, second Capacitor, the first NAND gate, the second NAND gate, third NAND gate, the tenth reverser, the 11st reverser, the 12nd reverser, 13 reversers, the 14th reverser and the 15th reverser；

Wherein, the input terminal of the first end of the first resistor, the first end of second capacitor and the tenth reverser It is connected to the input terminal of the 11st reverser altogether, the output of the 11st reverser terminates the defeated of the 12nd reverser Enter to hold, the first input end of output termination first NAND gate of the tenth reverser, the second of first NAND gate Input terminates the output end of second NAND gate, the first input end of second NAND gate and first NAND gate it is defeated Outlet is connected to the first input end of the third NAND gate altogether, and the output of the 12nd reverser terminates second NAND gate The second input terminal, the third NAND gate second input termination described control unit, the output end of the third NAND gate The input terminal of the 13rd reverser is connect, the output end of the 13rd reverser and the second end of second capacitor connect altogether In the input terminal of the 14th reverser, the output end of the 14th reverser and the second end of the first resistor connect altogether It is configured to export the oscillator signal in the output end of the input terminal of the 15th reverser, the 15th reverser.

6. integrated circuit according to claim 1, which is characterized in that the frequency unit includes: the 16th reverser, 17 reversers, eighteen incompatibilities are to device and T flip-flop array；

Wherein, the T flip-flop array includes N number of mutually cascade T trigger, in the T flip-flop array, every level-one T The reset signal input terminal of trigger is configured to access the reset signal, and the Q output of the i-stage T trigger connects described The CKB input terminal of i+1 grade T trigger, the QB output of the i-stage T trigger terminate the CK of the i+1 grade T trigger Input terminal；

The CK input of the 1st grade of T trigger in the T flip-flop array terminates the output end of the 17th reverser, the T The CKB input terminal of the 1st grade of T trigger and the input terminal of the 17th reverser in flip-flop array are connected to the described tenth altogether The output end of six reversers, the input of the 16th reverser terminate the oscillator unit, in the T flip-flop array The Q output of the N-1 grades of T triggers is configured to export second fractional frequency signal, described in the T flip-flop array The Q output of N grades of T triggers connects input terminal of the eighteen incompatibilities to device, and the eighteen incompatibilities are constructed to the output end of device To export first fractional frequency signal；

Wherein the N is the positive integer more than or equal to 9, and the i is 1 to any positive integer between N-1.

7. integrated circuit according to claim 1, which is characterized in that the beat unit includes: the 19th reverser, 20 reversers, the second d type flip flop, third d type flip flop, four d flip-flop, the 5th d type flip flop, the 2nd T trigger and Three T triggers；

Wherein, the input of the 19th reverser terminates the frequency unit, the output end of the 19th reverser, described The CKB input terminal of the input terminal of 20th reverser and second d type flip flop is connected to the CKB of the third d type flip flop altogether Input terminal, the output end of the 20th reverser and the CK input terminal of second d type flip flop are connected to the 3rd D triggering altogether The CK input terminal of device, the reset signal input terminal of second d type flip flop, the four d flip-flop reset signal input terminal, The reset signal input terminal of the 2nd T trigger and the reset signal input terminal of the 3rd T trigger are connected to described altogether Control unit, the QB output of second d type flip flop terminate the reset signal input terminal of the third d type flip flop, the 2nd D The Q output of trigger connects the D input terminal of the third d type flip flop, the D input terminal of second d type flip flop, the 3rd D The QB output end of trigger and the CK input terminal of the four d flip-flop are connected to the CK input terminal of the 5th d type flip flop altogether, The Q output of the third d type flip flop and the CKB input terminal of the four d flip-flop are connected to the 5th d type flip flop altogether CKB input terminal, the Q output of the four d flip-flop connect the D input terminal of the 5th d type flip flop, the four d flip-flop D input terminal and the QB output end of the 5th d type flip flop be connected to the CK input terminal of the 2nd T trigger, the 5th D altogether The Q output of trigger connects the CKB input terminal of the 2nd T trigger, and the Q output of the 2nd T trigger connects described The CKB input terminal of three T triggers, the QB output of the 2nd T trigger terminate the CK input terminal of the 3rd T trigger, institute The QB output end for stating the 3rd T trigger is configured to export the cadence signal.

8. integrated circuit according to claim 1, which is characterized in that the address location include: the 21st reverser, 22nd reverser and the 4th T trigger；

The wherein input of 1 11 reverser terminates the beat unit, the output end of the 21st reverser and The input terminal of 22nd reverser is connected to the CKB input terminal of the 4th T trigger, the 22nd reverser altogether Output terminate the CK input terminal of the 4th T trigger, the reset signal input of the 4th T trigger terminates the control The Q output of unit, the 4th T trigger is configured to export the address signal.

9. integrated circuit according to claim 1, which is characterized in that the audio unit include the 23rd reverser and Selector；

Wherein, the input terminal of the 23rd reverser is configured to access first fractional frequency signal, and the described 23rd is anti- The low level signal input terminal of the selector is terminated to the output of device, the selection signal input terminal of the selector is configured to access The address signal, the high signal input terminal of the selector are configured to access second fractional frequency signal, the selector Output end be configured to export the audio signal.

10. a kind of warning device characterized by comprising such as the described in any item integrated circuits of claim 1-9, and:

It is connect with the integrated circuit, is configured to the sound driver signal signal an alert exported according to the integrated circuit Audible device.