CN207232689U - A kind of multichannel isolation and the sine wave generating system of clock synchronization - Google Patents

A kind of multichannel isolation and the sine wave generating system of clock synchronization Download PDF

Info

Publication number
CN207232689U
CN207232689U CN201721052963.1U CN201721052963U CN207232689U CN 207232689 U CN207232689 U CN 207232689U CN 201721052963 U CN201721052963 U CN 201721052963U CN 207232689 U CN207232689 U CN 207232689U
Authority
CN
China
Prior art keywords
sine wave
signal
fiber optic
transmission unit
optical transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201721052963.1U
Other languages
Chinese (zh)
Inventor
赵伟
邵海明
丁军浩
李传生
王家福
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Metrology
Original Assignee
National Institute of Metrology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute of Metrology filed Critical National Institute of Metrology
Priority to CN201721052963.1U priority Critical patent/CN207232689U/en
Application granted granted Critical
Publication of CN207232689U publication Critical patent/CN207232689U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model provides the sine wave generating system of a kind of multichannel isolation and clock synchronization, which includes:First fibre optical transmission unit, for electric signal to be changed at least the first optical signal of two-way;Second fibre optical transmission unit, for clock signal to be changed at least the second optical signal of two-way;At least the sine wave signal processing unit of two-way isolation, sine wave signal processing unit include:First fiber optic receiver, for the first optical signal to be converted into the first electric signal;Second fiber optic receiver, for the second optical signal to be converted into the second electric signal;Microcontroller, for producing sine wave parameter information according to the first electric signal and the second electric signal;Synthesizer chip, for being produced according to sine wave parameter information or changing sine wave signal;Filter amplification circuit, for being filtered and amplifying to sine wave signal.It is electrically isolated from one between the multiple paths of sine wave signals that the utility model produces, and the frequency of each road signal, phase, amplitude can be by instructing independent adjusting in real time.

Description

A kind of multichannel isolation and the sine wave generating system of clock synchronization
Technical field
It the utility model is related to sine wave and correlative technology field occur, more particularly to a kind of multichannel is isolated and clock is synchronous just String ripple generating system.
Background technology
With the development of electronic information technology and the communication technology, sine wave signal is as driving source in comparatron It is widely used, in application scenarios such as power system simulation, sonar excitation, medical diagnosis, it is necessary to believe using multichannel is sinusoidal Number, while the index such as amplitude to signal and stability of frequency it is also proposed the requirement of higher.
The multiple paths of sine wave signals that sine wave generating system of the prior art is sent can not meet that signal is synchronous and right The requirement of the amplitude of signal and the stability of frequency.
Utility model content
The feature and advantage of the utility model partly state in the following description, or can be shown from the description and easy See, or can be learnt by putting into practice the utility model.
To meet that demand occurs for multichannel isolation and superposed signal, to isolate the utility model proposes a kind of multichannel and clock being same The sine wave generating system of step, the utility model provide the sine wave generating system of a kind of multichannel isolation and clock synchronization, have Real-time, tunable, it is small the advantages that.
Technical solution is as follows used by the utility model solves above-mentioned technical problem:
The utility model provides a kind of sine wave generating system of multichannel isolation clock synchronization, including:
First fibre optical transmission unit, for electric signal to be changed at least the first optical signal of two-way;
Second fibre optical transmission unit, for clock signal to be changed at least the second optical signal of two-way;
At least the sine wave signal processing unit of two-way isolation, the sine wave signal processing unit include:
First fiber optic receiver, is connected with first fibre optical transmission unit, for receiving first optical signal and inciting somebody to action First optical signal is converted into the first electric signal;
Second fiber optic receiver, is connected with second fibre optical transmission unit, for receiving second optical signal and inciting somebody to action Second optical signal is converted into the second electric signal;
Microcontroller, is connected with first fiber optic receiver, the second fiber optic receiver, for according to first electric signal Sine wave parameter information is produced with the second electric signal;
Synthesizer chip, is connected with the microcontroller, for being produced or being changed according to the sine wave parameter information Sine wave signal;
Filter amplification circuit, is connected with the synthesizer chip, for being filtered to the sine wave signal and Amplification.
Alternatively, first fibre optical transmission unit or second fibre optical transmission unit include at least two fibre optical transmissions Device.
Alternatively, first fibre optical transmission unit or second fibre optical transmission unit include fiber optic emitter and with The optical fiber splitter that the fiber optic emitter is connected.
Alternatively, the fiber optic emitter includes:
Level shifting circuit, the instruction for host computer to be sent are converted into Transistor-Transistor Logic level signal;
Two inputs and door chip, are connected with the level shifting circuit, for converting the electrical signal to optical signal.
Alternatively, second fiber optic receiver is also connected with the synthesizer chip.
Alternatively, further include:
First power supply module, is connected with first fibre optical transmission unit, the second fibre optical transmission unit;For for described One fibre optical transmission unit, the second fibre optical transmission unit are powered.
Alternatively, each sine wave signal processing unit further includes:
Second power supply module, with first fiber optic receiver, the second fiber optic receiver, microcontroller, frequency synthesizer core Piece is connected;For being powered to first fiber optic receiver, the second fiber optic receiver, microcontroller, synthesizer chip.
Alternatively, the synthesizer chip includes:
First register, for set phase accumulator whether automatic clear;
Second register, for controlling modulating mode;
3rd register, for setting the parameter of PLL and VCO;
4th register, amplitude, phase and frequency for control signal.
Alternatively, the filter amplification circuit is filtered using PC wave filters.The filter amplification circuit use can compile Journey gain amplifier is amplified.
Other side according to the present utility model, also provides the sine wave generation side of a kind of multichannel isolation and clock synchronization Method, including:
Electric signal is changed into at least the first optical signal of two-way;Clock signal is changed into at least the second optical signal of two-way;
At least the first optical signal of two-way and first optical signal of at least two-way is converted at least two-way the described in receiving One electric signal;At least the second optical signal of two-way and second optical signal of at least two-way is converted at least two-way the described in receiving Two electric signals;
The sine of at least two-way isolation is produced according to first electric signal of at least two-way and at least the second electric signal of two-way Wave parameter information;
The sine wave parameter information isolated according at least two-way produces or changes the sine wave that at least two-way is isolated and believes Number;
The sine wave signal of at least two-way isolation is filtered and amplified.
The utility model provides the sine wave generating system of a kind of multichannel isolation and clock synchronization, the sine wave letter of generation Number Amplitude Stability be better than 2 × 10-4, and there is real-time, tunable, small.
By reading specification, the feature of these technical solutions and interior will be best understood in those of ordinary skill in the art Hold.
Brief description of the drawings
The utility model is specifically described below with reference to attached drawing and with reference to example, the advantages of the utility model and realization Mode will be more obvious, and content is only used for the explanation to the utility model wherein shown in attached drawing, without forming to this reality With it is new in all senses on limitation, in the accompanying drawings:
Fig. 1 is the multichannel isolation of the utility model embodiment and the structural representation of the sine wave generating system of clock synchronization Figure.
Fig. 2 is the structural representation of first fibre optical transmission unit or the second fibre optical transmission unit of the utility model embodiment.
Fig. 3 is the structural representation of the fiber optic emitter of the utility model embodiment.
Fig. 4 is the connection diagram of the microcontroller with DDS chips of the utility model embodiment.
Fig. 5 is the structure diagram of the filter amplification circuit of the utility model embodiment.
Fig. 6 is the structure diagram of the fiber optic communication circuit of the utility model embodiment.
Fig. 7 is the schematic diagram of the power supply circuit of the operational amplifier of the utility model embodiment.
Fig. 8 is that the sine wave generating system of the multichannel isolation and clock synchronization provided using the utility model embodiment produces The flow diagram of sine wave signal.
Fig. 9 is the serial ports testing process schematic diagram of the utility model embodiment.
Figure 10 is the multichannel isolation of the utility model embodiment and the flow signal of the sine wave method for generation of clock synchronization Figure.
Embodiment
It should be appreciated that specific embodiment described herein is not used to limit this only to explain the utility model Utility model.
In follow-up description, the suffix using such as " module ", " component " or " unit " for representing element is only Be conducive to the explanation of the utility model, itself there is no a specific meaning.Therefore, " module ", " component " or " unit " can be with Mixedly use.
As shown in Figure 1, the utility model provides the sine wave generating system of a kind of multichannel isolation and clock synchronization, including: First fibre optical transmission unit 10, the second fibre optical transmission unit 20 and at least two-way isolation sine wave signal processing unit 30; In addition, further including the first power supply module 40, it is connected with first fibre optical transmission unit 10, the second fibre optical transmission unit 20;With It is powered in for first fibre optical transmission unit 10, the second fibre optical transmission unit 20.
Wherein, the first fibre optical transmission unit 10 is used to electric signal changing at least the first optical signal of two-way;More specifically, the One fibre optical transmission unit 10 receives the instruction that host computer is sent, and the electric signal of the instruction is changed at least the first light of two-way letter Number.
Second fibre optical transmission unit 20 is used to clock signal changing at least the second optical signal of two-way;More specifically, second Fibre optical transmission unit 20 receives the clock signal that clock generator is sent, and is changed at least the second optical signal of two-way.
In one embodiment of the utility model, the first fibre optical transmission unit 10 or the second fibre optical transmission unit 20 include At least two fiber optic emitters;More specifically, the quantity and sine wave of the fiber optic emitter that the first fibre optical transmission unit includes The quantity of the first fiber optic receiver in signal processing unit is equal;The fiber optic emitter that second fibre optical transmission unit includes Quantity is equal with the quantity of the second fiber optic receiver in sine wave signal processing unit.
In one embodiment of the utility model, as shown in Fig. 2, the first fibre optical transmission unit 10 or the second fibre optical transmission Unit 20 includes at least one fiber optic emitter 61 and at least one optical fiber splitter being connected with the fiber optic emitter 61 62;Optical fiber splitter can send at least two ways of optical signals.
As shown in figure 3, in the present embodiment, the optical fiber hair in the first fibre optical transmission unit 10 or the second fibre optical transmission unit 20 Emitter includes level shifting circuit 51 and two and inputs AND gate circuit 52;Wherein level shifting circuit 51 is used to send host computer Instruction be converted into Transistor-Transistor Logic level signal;Two input AND gate circuits 52, are connected with level shifting circuit 10, for by Transistor-Transistor Logic level Signal changes into optical signal.
It should be noted that the control word for changing sine wave signal parameter will be sent to the string of microcontroller 33 by computer Mouthful, but the distance that general serial communication will have electrical connection and transmit is closer.And the utility model is turned using level The control word that changing circuit 51 is sent out computer USB port is converted into Transistor-Transistor Logic level signal, is then increased by two input AND gate circuits 51 Big driving force is transmitted again, and list is passed to finally by the first fiber optic receiver 31 in sine wave signal processing unit 30 Piece machine 33 is handled.In the specific implementation, two input AND gate circuits can use 74HC1G08 chips, and fiber optic emitter can be with Using HFBR-1414 chips, fiber optic receiver can use HFBR-2412 chips.HFBR-1414 is a high power, Gao Wen Qualitatively fiber optic emitter, transmission range is up to 4km.It is a high-performance light emitting diode inside HFBR-1414, when there is telecommunications Number by when shine, without electric signal by when do not shine, so as to complete electro-optic conversion and the transmission of signal.Fiber optic receiver selects It is HFBR-2412, the major function of fiber optic receiver is that the faint optical signal after remote transmission is converted to electric signal. Efficient a PIN photodiode and a low noise transimpedance preamplifier built in HFBR-2412, exports and believes for Transistor-Transistor Logic level Number, can directly it be connected with microcontroller.
First power supply module 40 specifically can use the 5V of host computer USB port to power, and then 5V voltages pass through voltage stabilizing chip LT1763-3.3 is converted into 3.3V and provides working power for fiber optic emitter, two input AND gate circuits, oscillator.Level conversion electricity Road can use host computer 5V power voltage supplies.
Include per road sine wave signal processing unit 30:
First fiber optic receiver 31, is connected with first fibre optical transmission unit 10, for receiving first optical signal And first optical signal is converted into the first electric signal;
Second fiber optic receiver 32, is connected with second fibre optical transmission unit 20, for receiving second optical signal And second optical signal is converted into the second electric signal;
Microcontroller 33, is connected with first fiber optic receiver 31, the second fiber optic receiver 32, is connected, for according to institute State the first electric signal and the second electric signal produces sine wave parameter information;
Frequency synthesizer (DDS) chip 34, is connected with microcontroller 33, for being produced or being changed according to sine wave parameter information Sine wave signal;
Filter amplification circuit 35, is connected with synthesizer chip 34, for being filtered and amplifying to sine wave signal.
In addition, each sine wave signal processing unit further includes:Second power supply module 3, connects with first optical fiber Device 31, the second fiber optic receiver 32, microcontroller 33, synthesizer chip 34 is received to be connected;For being received to first optical fiber Device 31, the second fiber optic receiver 32, microcontroller 33, synthesizer chip 34 are powered.That is each sine wave letter Number processing unit 30 is each powered using independent power supply, and port is 5V adaptor interfaces.Interface voltage passes through different voltage stabilizings 5V is converted to required voltage and powered to DDS chips, microcontroller, fiber optic receiver by chip.
In order to control and processing center, it acts as receive and the sine wave parameter of processing optical fiber transmission is so as to controlling microcontroller 33 DDS chips 34 processed are produced with changing waveform.Due to DDS chips 34 produce sine wave signal contain DC component and amplitude compared with It is small, so amplification can be finally filtered by filter amplification circuit 35 obtains required signal.Second fiber optic receiver 32 Also it is connected with DDS chips 34, clock signal is directly passed to DDS chips 34.
Referring to Fig. 4, in the present embodiment, microcontroller 33 uses ATmega328 chips, and ATmega328 chips are one Money high-performance, 8 AVR microprocessors of low-power consumption, its development platform are IED;Compared with traditional microprocessor, The Internet resources of ATmega328 are more rich, more increasing income.Synthesizer chip uses AD9910 chips.This chip is The Direct Digital Frequency Synthesizers of a built-in 14 DAC, support the sampling rate of 1GSPS, internal system time clock up to 1GHz, Simulation output frequency 400MHz.User can be greatly improved with three access frequency, phase, amplitude parameters for being used for control signal The functions of the various signal modulations of carry out.In addition, AD9910 chips support single-frequency modulation, RAM modulation, digital ramp to modulate, simultaneously Row digital port modulates four kinds of operating modes.Different modulating modes produces signal control parameter using different DDS data sources: Frequency, phase, amplitude.This produces the control parameter of signal by program register Profile for example, under single-frequency modulating mode Directly provide.Profile is an independent register for including signal control parameter, and AD9910 shares 8 Profile deposits Device, passes through external terminal PROFILE [0:2] setting can each register of independent access, Profile is assigned with 8 bytes, uses To set frequency, amplitude, phase control words.Wherein Profile [61:48] it is amplitude scale factors control word, Profile [47: 32] it is phase offset control word, Profile [31:0] it is frequency tuning word.
In the present embodiment, the register main to four configures, including:Address is the first register CRF1 of 0X00 Totally 32, this register be mainly used to set phase accumulator whether automatic clear.Address is the second register CRF2 of 0X01 It is mainly used to control modulating mode.The address of 3rd register CFR3 is mainly used to set the parameter of PLL and VCO for 0X02.The Four registers are that Profile registers are 64, share eight, address is selectable, amplitude, phase for control signal And frequency.
Output frequency (the f of AD9910 chipsOUT) controlled by the frequency tuning control word (FTW) inputted.fOUT, FTW and be Clock frequency of uniting fSYSCLKRelation such as formula (1) shown in:
Wherein:FTW is between 0 to 2,147,483,647 (231- 1) 32 integers between, represent complete 32 bit variable Lower half.This scope is included from dc to nyquist frequency (1/2fSYSCLK) in all frequencies.
The relative phase of DDS signals is controlled by the phase offset word (POW) of 16, and phase pushing figure (Δ θ) can be by Formula (2) calculates gained:
Wherein:The unit of top phase pushing figure is radian, and lower part unit is the number of degrees., can profit for any given Δ θ POW is obtained with above-mentioned formula, then result is rounded up can (method be similar with calculating any FTW).
The amplitude of the sine wave signal of generation is digitized control by 14 amplitude scale factors (ASF), produces signal Amplitude be the maximum of signal and the product of amplitude scale, shown in amplitude scale calculation formula such as formula (3):
Wherein:Top amplitude with full scale fraction representation, lower part value with dB represent shared by full scale proportion.For to The certainty ratio factor, people ASF is obtained using formula 3, and result is rounded up can (method be similar with calculating any FTW).
In the present embodiment, filter amplification circuit is filtered using PC wave filters, using programmable gain amplifier PGA103 is amplified.More specifically, the sine wave signal that AD9910 chips produce contains DC component, and the amplitude of signal Maximum only has 370mV or so, so signal is filtered and be amplified.Filtering uses common RC filter circuits, and computing is put Big device uses programmable gain amplifier PGA103 chips.
As shown in figure 5, PGA103 chips can realize 1 times by the various combination of control signal A0, A1, and 10 times, 100 Signal amplification again.The signal amplitude that AD9910 chips produce is for 370mV or so, it is necessary to which signal, which is amplified 10 times, to be reached Required amplitude.
The utility model will produce the sine wave signal of at least two-way synchronization, if being used alone one per DDS chips all the way A oscillator can cause the clock of at least two-way cannot be definitely equal, so at least the system clock of circuit occurs for two paths of signals Just have certain deviation.Since the frequency to be produced sine wave signal is determined by system clock, so produce The frequency of sine wave signal cannot be essentially equal, and so resulting in signal cannot be synchronous, and at least two paths of signals produces electricity Road cannot have electrical connection.It is therefore desirable to different DDS cores are passed to the clock that same oscillator produces by optical fiber Piece, optical fiber transmission clock circuit is similar to telecommunication circuit, only data need to be changed to oscillator clock, details are not described herein again.
Multichannel isolation provided by the utility model and the sine wave generating system at least two-way the to be produced letter of clock synchronization Number be not electrically connected, thus the utility model using the first power supply circuit and second circuit respectively to before optical fiber with afterwards Circuit is individually powered.Wherein, the first power supply circuit, for being sent out by voltage stabilizing chip two input AND gate circuits and optical fiber Emitter is powered;Second power supply circuit, for being powered to fiber optic receiver, the microcontroller, synthesizer chip.
It should be noted that as shown in fig. 7, if the operational amplifier of filter amplification circuit is put using programmable-gain Big device PGA103 chips, then when being powered for filter amplification circuit, since PGA103 is worked normally under bipolar power supply, Therefore, the 5V voltages of system can make voltage be upgraded to 12V by B0512XT, then pass through Variable Polarity DC-DC converter The positive voltage of input can be changed into the opposite polarity of negative voltage output, i.e. VI and VO by ICL7662.
Sine wave letter is produced in the sine wave generating system of the isolation of application multichannel provided by the utility model and clock synchronization Number when, initial frequencies chip combiner AD9910 first, including the selection working status of chip, system reset, selection are suitable Profile registers etc.;Secondly, the register main to four i.e. the first register, the second register, the 3rd register, 4th register is configured;Finally, control UP_DAT by the data transfer in I/O port buffers into effective register.
As shown in figure 8, when being configured to four main registers, including step:
101st, start;
102nd, CFR1 addresses are sent, that is, send the first register address;
103rd, CFR1 control words are sent;
104th, CFR2 addresses are sent, that is, send the second register address;
105th, CFR2 control words are sent;
106th, CFR3 addresses are sent, that is, send the 3rd register address;
107th, CFR3 control words are sent;
108th, PROFILE addresses are sent, that is, send the 4th register address;
109th, PROFILE control words are sent;
110th, content of registers is updated;
111st, terminate.
Since phase, frequency, amplitude are adjustable, so the serial ports of microcontroller should detect whether data input always, such as The data that fruit has data to input and inputs correctly just change waveform.Otherwise, serial data is detected again, specifically refer to Fig. 9, Include step when carrying out serial ports detection:
201st, start;
202nd, determine whether that effective digital inputs;If so, then enter step 203;If it is not, step 202 is then rested on, i.e., Determine whether that effective digital inputs;
203rd, data are received;
204th, judge whether first character section is correct, if so, then entering step 205;If it is not, then return to step 202;
205th, judge whether last byte is correct, if so, then entering step 206;If it is not, then return to step 202;
206th, judge whether check byte is correct, if so, then entering step 207;If it is not, then return to step 202;
207th, PROFILE addresses are sent, that is, send the 4th register address;
208th, PROFILE control words are sent;
209th, content of registers is updated;
210th, terminate.
The sine wave generating system of multichannel isolation provided by the utility model and clock synchronization can produce three roads and in real time may be used The sine wave of tune, for example, the frequency for changing waveform after system initialization by sending control word can obtain the sine wave of 1kHz, again The sine wave of 10kHz can be obtained by changing frequency control word.In addition, can by varying the phase control words in Profile registers and Amplitude control word changes the phase and amplitude of signal.Further, it is also possible to three road signals are overlapped, after synchronizing signal superposition Waveform frequency is constant, and amplitude is three times of open width value.
Under the constant temperature of laboratory, the virtual value of the same signal at different moments such as institute of table 1 is measured using digital multimeter Show.Thus, the Amplitude Stability of signal was better than 2 × 10 in three hours-4, it is with good stability.
The virtual value of the signal at different moments of table 1
As shown in Figure 10, the utility model also provides the sine wave method for generation of a kind of multichannel isolation and clock synchronization, bag Include:
S1, by electric signal change at least the first optical signal of two-way;Clock signal is changed into at least the second optical signal of two-way;
S2, receive described at least the first optical signal of two-way and first optical signal of at least two-way is converted at least two-way First electric signal;At least the second optical signal of two-way and second optical signal of at least two-way is converted at least two-way described in receiving Second electric signal;
S3, at least the first electric signal of two-way and at least the second electric signal of two-way generation at least two-way is isolated just according to String wave parameter information;
S4, the sine wave parameter information of at least two-way isolation according to produce or change the sine wave of at least two-way isolation Signal;
S5, the sine wave signal at least two-way isolation are filtered and amplify.
The sine wave method for generation of multichannel isolation provided by the utility model and clock synchronization can use the utility model The multichannel of offer is isolated and the sine wave generating system of clock synchronization is realized, it is necessary to which explanation, above-mentioned road isolates and clock is same The sine wave method for generation embodiment of step belongs to same design with system embodiment, its specific implementation process refers to system implementation Example, and the technical characteristic in system embodiment is corresponding applicable in embodiment of the method, which is not described herein again.
Multichannel isolation provided by the utility model and the sine wave generating system of clock synchronization, using synthesizer chip The sine wave generating circuit for the method design being combined with microcontroller, its system cost is low, easy to carry, and each sine wave Signal processing unit is individually powered, and without any electrical connection, meets the requirement of Signal averaging.Produce sine wave signal Amplitude Stability is high, and the frequency of each road signal, phase, amplitude can be adjusted in real time by computer, and the distortion factor of signal is small, With higher cost performance.
Above by reference to the preferred embodiment for having illustrated the utility model, it is new that those skilled in the art do not depart from this practicality The scope and spirit of type, can have a variety of flexible programs to realize the utility model.For example, the part as one embodiment The feature for showing or describing can be used for another embodiment to obtain another embodiment.It these are only that the utility model is preferably feasible Embodiment, not thereby limits to the interest field of the utility model, all to use the utility model specification and accompanying drawing content The equivalence changes made, are both contained within the interest field of the utility model.

Claims (9)

1. a kind of multichannel isolation and the sine wave generating system of clock synchronization, it is characterised in that including:
First fibre optical transmission unit, for electric signal to be changed at least the first optical signal of two-way;
Second fibre optical transmission unit, for clock signal to be changed at least the second optical signal of two-way;
At least the sine wave signal processing unit of two-way isolation, the sine wave signal processing unit include:
First fiber optic receiver, is connected with first fibre optical transmission unit, for receiving first optical signal and by described in First optical signal is converted into the first electric signal;
Second fiber optic receiver, is connected with second fibre optical transmission unit, for receiving second optical signal and by described in Second optical signal is converted into the second electric signal;
Microcontroller, is connected with first fiber optic receiver, the second fiber optic receiver, for according to first electric signal and Two electric signals produce sine wave parameter information;
Synthesizer chip, is connected with the microcontroller, for being produced or being changed sinusoidal according to the sine wave parameter information Ripple signal;
Filter amplification circuit, is connected with the synthesizer chip, for the sine wave signal to be filtered and amplified.
2. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that described first Fibre optical transmission unit or second fibre optical transmission unit include at least two fiber optic emitters.
3. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that described first Fibre optical transmission unit or second fibre optical transmission unit include fiber optic emitter and the light being connected with the fiber optic emitter Fine splitter.
4. the sine wave generating system of multichannel isolation and clock synchronization according to Claims 2 or 3, it is characterised in that described Fiber optic emitter includes:
Level shifting circuit, the instruction for host computer to be sent are converted into Transistor-Transistor Logic level signal;
Two inputs and door chip, are connected with the level shifting circuit, for converting the electrical signal to optical signal.
5. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that described second Fiber optic receiver is also connected with the synthesizer chip.
6. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that further include:
First power supply module, is connected with first fibre optical transmission unit, the second fibre optical transmission unit;For for first light Fine transmitter unit, the second fibre optical transmission unit are powered.
7. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that each described Sine wave signal processing unit further includes:
Second power supply module, with first fiber optic receiver, the second fiber optic receiver, microcontroller, synthesizer chip phase Even;For being powered to first fiber optic receiver, the second fiber optic receiver, microcontroller, synthesizer chip.
8. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that the frequency Chip combiner includes:
First register, for set phase accumulator whether automatic clear;
Second register, for controlling modulating mode;
3rd register, for setting the parameter of PLL and VCO;
4th register, amplitude, phase and frequency for control signal.
9. the sine wave generating system of multichannel isolation and clock synchronization according to claim 1, it is characterised in that the filtering Amplifying circuit is filtered using PC wave filters, and the filter amplification circuit is amplified using programmable gain amplifier.
CN201721052963.1U 2017-08-22 2017-08-22 A kind of multichannel isolation and the sine wave generating system of clock synchronization Active CN207232689U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721052963.1U CN207232689U (en) 2017-08-22 2017-08-22 A kind of multichannel isolation and the sine wave generating system of clock synchronization

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721052963.1U CN207232689U (en) 2017-08-22 2017-08-22 A kind of multichannel isolation and the sine wave generating system of clock synchronization

Publications (1)

Publication Number Publication Date
CN207232689U true CN207232689U (en) 2018-04-13

Family

ID=61857464

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721052963.1U Active CN207232689U (en) 2017-08-22 2017-08-22 A kind of multichannel isolation and the sine wave generating system of clock synchronization

Country Status (1)

Country Link
CN (1) CN207232689U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109426176A (en) * 2017-08-22 2019-03-05 中国计量科学研究院 A kind of isolation of multichannel and the synchronous sine wave generating system and its method of clock

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109426176A (en) * 2017-08-22 2019-03-05 中国计量科学研究院 A kind of isolation of multichannel and the synchronous sine wave generating system and its method of clock

Similar Documents

Publication Publication Date Title
CN204903084U (en) Intelligence torque wrench verification system
CN108616604A (en) A kind of intelligent electric energy meter supplements repeating installation, ammeter communication system and the means of communication with money
CN107168833A (en) Parameter calibration method and device based on LUA scripts
CN207232689U (en) A kind of multichannel isolation and the sine wave generating system of clock synchronization
CN103823356A (en) PXI (PCI eXtensions for Instrumentation) system-based passive CPT (Coherent Population Trapping) atomic clock experimental facility and method
CN110113275A (en) A kind of intelligence multichannel wideband interferer signal generation device
CN104142160A (en) Telemetering system converter ground testing system
CN102088374B (en) Stimulating module for testing universal performance of serial interface
CN109426176A (en) A kind of isolation of multichannel and the synchronous sine wave generating system and its method of clock
CN111147957B (en) Gas meter data acquisition device with universal communication interface
CN102279477B (en) Electro-optical phase modulator having automatic resonant frequency adjusting function
CN105989379A (en) Wireless radio frequency identification reader-writer of campus verification system
CN104181488A (en) AC voltage-resistant testing apparatus
CN208737271U (en) A kind of charging pile A8 platform simulation quantity collection system and charging pile
CN207166798U (en) The control device of series resonance medium frequency heating power source
CN203840362U (en) Synchronous Ethernet electrical interface module structure
CN212137668U (en) Novel intelligent communication and electric energy pulse acquisition unit
CN209659278U (en) A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver
CN205377837U (en) Phase locking frequency synthesizer
CN207490907U (en) A kind of four-way driver
CN106911347A (en) A kind of integrated talkback chip and radio frequency carrier frequency production method
CN105281764B (en) Telemetered signal HVDC Modulation devices and methods therefor based on multiple spot frequency integration
CN207650599U (en) One kind opening shell detection circuit
CN220605918U (en) USB communication infrared receiving and transmitting circuit applied to infrared meter reading
CN102055473A (en) CPT (coherent population trapping) atomic frequency standard based frequency synthesis system

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant