CN209659278U - A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver - Google Patents
A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver Download PDFInfo
- Publication number
- CN209659278U CN209659278U CN201920788980.4U CN201920788980U CN209659278U CN 209659278 U CN209659278 U CN 209659278U CN 201920788980 U CN201920788980 U CN 201920788980U CN 209659278 U CN209659278 U CN 209659278U
- Authority
- CN
- China
- Prior art keywords
- power supply
- frequency
- processor
- frequency agility
- agility transceiver
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Transceivers (AREA)
Abstract
The utility model belongs to frequency-shift keying technical field, disclose a kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver, the Digital Frequency Modulation Transmitter includes processor, memory module connected to the processor, clock module, frequency agility transceiver, and the power supply circuit for the power supply of processor, frequency agility transceiver and storage unit；Frequency agility transceiver is integral to the processor on unitized platform by the utility model provides frequency spectrum clean FM signal；Consider the influence between radiofrequency signal and baseband signal, special designing is carried out to power supply circuit, baseband signal is separated with radiofrequency signal power supply, using using low pressure difference regulated power supply to complete power supply conversion, reduces influence of the interference of power supply noise and signal from each other to system performance；The result of actual measurement shows that the Digital Frequency Modulation Transmitter provided by the utility model based on frequency agility transceiver pectrum noise generated is small, clean.
Description
Technical field
The utility model belongs to frequency-shift keying technical field, more particularly, to a kind of number based on frequency agility transceiver
Word frequency modulation transmitter.
Background technique
Pulse code modulation/frequency modulation (PCM/FM) transmitter is the important component of TTC & DT Systems, PCM/FM hair
The machine of penetrating has the advantages that noise resisting ability is strong and emission effciency is high.
The Digital Frequency Modulation Transmitter that the prior art provides carries out signal processing to received data-signal and exports modulation letter
Number；Conversion process is carried out to modulated signal using frequency synthesizer module, signal is put by treated using power amplifier module
To transmission power and transmitting signal is exported greatly, realizes the diversification of transmitting business and the miniaturization of transmitter volume；And to base
In frequency agility transceiver, processor is not had then with the unification of frequency agility transceiver to the Digital Frequency Modulation Transmitter on the same platform
Mature scheme.
Utility model content
Aiming at the above defects or improvement requirements of the prior art, the utility model provides a kind of based on frequency agility transceiver
Digital Frequency Modulation Transmitter, processor and frequency agility transceiver are integrated on the same platform its purpose is to provide a kind of
Digital Frequency Modulation Transmitter.
To achieve the above object, it according to the one aspect of the utility model, provides a kind of based on frequency agility transceiver
Digital Frequency Modulation Transmitter, including processor, memory module connected to the processor, clock module, frequency agility transceiver, Yi Jiwei
The power supply circuit of processor, frequency agility transceiver and storage unit power supply.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver, clock module include master clock unit
And crystal oscillator；Wherein, master clock unit is used to provide master clock for processor, and crystal oscillator provides logic for processor
Clock needed for processing.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver, power supply circuit include processor power supply
Unit；Processor power supply unit includes 1.0V power conversion module arranged side by side, 1.5V power conversion module, 1.8V power supply modulus of conversion
Block and 3.3V power conversion module；Processor is given after the 5V power supply of outside access is converted into corresponding voltage respectively.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver, power supply circuit use MAX1510 model
Linear stabilized power supply be storage unit power supply.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver is introduced into above-mentioned processor power supply unit
3.3V power conversion module be that the GPO power interface of frequency agility transceiver is powered, it is prompt for using two low pressure difference regulated power supplies
The baseband signal generating unit of frequency conversion transceiver is powered respectively with radio frequency signal generation unit.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver, uses ADP2164 for frequency agility transceiver
1.8V power supply needed for providing baseband signal generating unit, uses ADP1754 to provide radiofrequency signal for frequency agility transceiver
1.3V power supply needed for unit.
Preferably, the above-mentioned Digital Frequency Modulation Transmitter based on frequency agility transceiver, processor are connect by RS-422 interface
Enter external PCM signal.
In general, it can obtain down the above technical solutions conceived by the present invention are compared with the prior art,
Column the utility model has the advantages that
Digital Frequency Modulation Transmitter provided by the utility model based on frequency agility transceiver, by frequency agility transceiver and processing
Device, which is integrated on unitized platform, provides frequency spectrum clean FM signal；Consider the shadow between radiofrequency signal and baseband signal
It rings, special designing is carried out to power supply circuit, baseband signal is separated with radiofrequency signal power supply, using using low pressure difference regulated power supply
Power supply conversion is completed, influence of the interference of power supply noise and signal from each other to system performance is reduced.
Detailed description of the invention
Fig. 1 is the system frame of the Digital Frequency Modulation Transmitter provided by the embodiment of the utility model based on frequency agility transceiver
Figure；
Fig. 2 is the circuit diagram for the Digital Frequency Modulation Transmitter based on frequency agility transceiver that embodiment provides；
Fig. 3 is the timing diagram of the power supply circuit in embodiment for processor power supply；
Fig. 4 is the timing diagram of the power supply circuit in embodiment for the power supply of frequency agility transceiver；
Fig. 5 is that the process for carrying out the baseband signal that processing generates frequency-shift keying to the PCM signal of access in embodiment is illustrated
Figure.
Specific embodiment
In order to make the purpose of the utility model, technical solutions and advantages more clearly understood, below in conjunction with attached drawing and implementation
Example, the present invention will be further described in detail.It should be appreciated that specific embodiment described herein is only used to explain
The utility model is not used to limit the utility model.In addition, institute in the various embodiments of the present invention described below
The technical characteristic being related to can be combined with each other as long as they do not conflict with each other.
Digital Frequency Modulation Transmitter provided by the embodiment of the utility model based on frequency agility transceiver, using ZYNQ7000 system
It arranges SoC processor XC7Z020 frequency agility transceiver and AD9361 constructs unitized platform, a kind of number based on AD9361 is provided
Frequency modulation transmitter.Its system block diagram referring to Fig.1, including processor and storage unit connected to the processor, clock module with
And frequency agility transceiver AD936X, and for the power supply circuit for processor and the power supply of frequency agility transceiver；Wherein, processor
PCM input signal is accessed by RS-422 interface.In embodiment, storage unit is realized using DDR3；When clock module includes main
Clock unit and crystal oscillator；Master clock unit is used to provide master clock, crystal vibration for the part processor system PS of processor
Swing clock needed for device provides logical process for the part programmable logic PL of processor.
It is the circuit diagram of one embodiment of the utility model referring to Fig. 2；Embodiment is with ZYNQ7 series processors
XC7Z020 is core, and external PCM signal is accessed in the form of RS-422 level signal, is converted in RS-422 interface chip LTM2881
At being sent on the BANK33 of processor XC7Z020 after 3.3V TTL signal, the supply voltage of BANK is+3.3V.Frequency agility is received
The control signal and baseband interface signal for sending out device AD9361 are connected on the BANK34 and BANK35 of processor XC7Z020, this
Two BANK supply voltages are designed as+1.8V.
Processor XC7Z020 used by embodiment includes processor system (ProcessingSystem, PS) and can compile
Journey logic (Programmable Logic, PL) functional module；Wherein, the part processor system PS includes using processing unit
(ApplicationProcessing Unit, APU), memory interface, I/O peripheral hardware；Programmable logic functions PL is then adopted part
Realize extension function to meet specific functional requirement with FPGA；The part processor system PS and the part programmable logic functions PL
With high speed on-chip bus AXI (Advancede Xtensible Interface) interconnection, guarantee the processing bandwidth of whole system.
It is the timing diagram of the power supply circuit in the utility model embodiment for processor XC7Z020 power supply, circuit quality referring to Fig. 3
It is largely dependent on its power quality, the stability of power supply largely determines circuit stability.
XC7Z020 processor used by embodiment includes BANK_33, BANK_34, BANK_35, BANK_500, BANK_
501, BANK_502 and BANK_PW/GND, power specification include 1.0V, 1.5V, 1.8V, 3.3V；When voltage correctly powers on
Sequence is to ensure that the basic index that chip works normally, when a upper time-sequential voltage is completed to generate normal work (PG) signal, the signal
End enabled (EN) for next time-sequential voltage.
In embodiment, the power supply electrifying timing of the part processor XC7Z0020 programmable logic functions PL are as follows: VCCINT →
VCCBRAM→VCCAUX→VCCAUX_IO→VCCO；When the power supply electrifying of the part processor system PS of processor XC7Z0020
Sequence are as follows: VCCPINT → VCCPAUX/VCCPLL → VCCO_MIO/DDR；
There is no electrifying timing sequence between the part processor XC7Z0020 programmable logic functions PL and the part processor system PS
It is required that in embodiment, using TPS62130 and MAX1510 as main power conversion chip；Wherein, the input of TPS62310
Voltage range is 3V~17V, and output voltage range is that 0.9V~6V is adjustable, maximum output current 3A；MAXIM1510 is dedicated
Low-voltage DDR linear stabilized power supply, input voltage range be 1.1V~3.6V, output voltage range be accurately 0.5V~
1.5V is adjustable, maximum output current 3A.
Referring to Fig. 4, the timing diagram of be in embodiment the be power supply circuit that frequency agility transceiver AD9361 powers；By with
Lower three kinds of power supplys are frequency agility transceiver AD9361 power supply: analog power (VDDD1P3_DIG/VDDAx=1.3V), interface power
(VDD_INTERFACE=1.8V) and GPO power supply (VDD_GPO=3.3V)；In embodiment, 3.3V power supply is by giving processor
The TPS62310 power module of XC7Z020 power supply provides.
In embodiment, it is contemplated that the influence between radiofrequency signal and baseband signal takes baseband signal and radiofrequency signal
Power supply separate design；Power supply conversion is completed using low voltage difference (LDO) pressure stabilizing, specifically uses ADP2164 and ADP1754 chip,
1.3V, 1.8V power supply needed for providing frequency agility transceiver AD9361 work respectively reduce power supply noise to the shadow of system performance
It rings.
According to frequency modulation(PFM) principle, frequency-shift keying implementation model is established using Malab/Simulink in embodiment, into
The algorithm simulating of row frequency-shift keying and decomposition.
In embodiment, the register of frequency agility transceiver AD9361 is configured by controlling software, is replied by cable in realization
Position configuration, operating mode configuration, digital interface configuration, digital port tuning, initialization of calibration, associated clock, sendaisle are set
It sets, receiving channel setting and filter sample rate are arranged；Frequency agility transceiver AD9361 base is realized based on signal processing software
Band data transmit-receive and base band signal process；The transmitting-receiving of AD9361 base band data is according to the digital baseband communication pattern of setting and communication
Timing completes correct data interaction, and base band signal process includes synchronous signal, the filtering of base band shape and Integral Processing.
Register configuration configures its register according to actual application scenarios, is related to component register and matches to postpone
Delay and repeatedly configuration.In embodiment, control software by AD9361 includes: to the configuration of register
(1) general configuration register: configuration, clock control configuration, parallel data grabbing card configuration, output including chip-scale
Control, reference clock configuration, Digital I/O configuration, base band phase locked loop (BBPLL) configuration, power down control and overflow control；
(2) emit (Tx) configuration register: including the configuration of Tx programmable fir filter, Tx control register, Tx power and
The orthogonal calibration arrangements of adjustable attenuation, Tx, TxDAC register and Tx baseband filter BBF configuration；
(3) it receives (Rx) configuration register: controlling generic configuration, outside including the configuration of Rx programmable fir filter, gain
LNA gain setting, the setting of AGC gain table, generic calibration register, received signal strength indicator RSSI configuration, the orthogonal calibration of Rx
Configuration, LNA register configuration, TIA register configuration, BBF register configuration and ADC register configuration；
(4) analog configuration register: match including the configuration of Rx frequency synthesizer, Rx local oscillator generic configuration, Tx frequency synthesizer
It sets, the configuration of DCXO configuration, Tx local oscillator generic configuration, digital test register and DAC scratchpad register.
Whether the value inspection configuration that register is read after configuration is correct, frequency agility transceiver after confirmation configuration is correct
AD9361 enters life's work state, completes the transmitting-receiving process of signal.
Since the external PCM signal of access is square-wave signal, enters after processor XC7Z020 and first carry out at signal synchronization
Reason restores signal to make modulation output and expected consistent, after synchronization process PCM letter to eliminate metastable state phenomenon
It is number fully synchronized with original input signal.Since PCM signal is square-wave signal, it includes having harmonic component and high fdrequency component, directly
To the signal carry out that integral will cause in radio spectrum it is spuious become larger, Frequency spectrum quality reduces.Referring to Fig. 5, the utility model is real
It applies in example by being filtered to PCM signal to weaken or eliminate unwanted frequency signal, then passes through Integral Processing or progress
Modulation, generates the baseband signal of frequency-shift keying.The pcm stream rate accessed in embodiment is 2Mbps, and digital baseband clock is
Cutoff frequency is designed as 2.6MHz by 40MHz, and the order design of filter is 64 ranks.Signal carries out after forming filter
Then integral controls numerically-controlled oscillator (NCO, Numerically Controlled with frequency deviation control result of product
Oscillator), the baseband signal for generating frequency-shift keying is supplied to frequency agility transceiver AD9361；For the 2Mpbs of access
PCM square-wave signal, the Digital Frequency Modulation Transmitter frequency spectrum generated designed by the utility model are clean.
As it will be easily appreciated by one skilled in the art that the above is only the preferred embodiment of the utility model only, not
To limit the utility model, any modification made within the spirit and principle of the present invention, equivalent replacement and change
Into etc., it should be included within the scope of protection of this utility model.
Claims (7)
1. a kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver, which is characterized in that connect including processor, with processor
Memory module, clock module, frequency agility transceiver, and be processor, frequency agility transceiver and storage unit power supply
Power supply circuit.
2. the Digital Frequency Modulation Transmitter as described in claim 1 based on frequency agility transceiver, when the clock module includes main
Clock unit and crystal oscillator；The master clock unit is used to provide master clock for processor, and the crystal oscillator is processing
Clock needed for device provides logical process.
3. the Digital Frequency Modulation Transmitter as claimed in claim 1 or 2 based on frequency agility transceiver, the power supply circuit includes place
Manage device power supply unit；Processor power supply unit includes 1.0V power conversion module arranged side by side, 1.5V power conversion module, 1.8V electricity
Source conversion module and 3.3V power conversion module；It is converted into the 5V power supply of outside access to give processing after corresponding voltage respectively
Device.
4. the Digital Frequency Modulation Transmitter as claimed in claim 3 based on frequency agility transceiver is powered single using the processor
3.3V power conversion module in member is that the GPO power interface of frequency agility transceiver is powered, using two low pressure difference regulated power supplies
It powers respectively for the baseband signal generating unit of frequency agility transceiver with radio frequency signal generation unit.
5. the Digital Frequency Modulation Transmitter as claimed in claim 1 or 2 based on frequency agility transceiver, the power supply circuit is used
The linear stabilized power supply of MAX1510 model is storage unit power supply.
6. the Digital Frequency Modulation Transmitter as claimed in claim 1 or 2 based on frequency agility transceiver, the power supply circuit is used
1.8V power supply needed for ADP2164 provides baseband signal generating unit for frequency agility transceiver uses ADP1754 for frequency agility receipts
Send out 1.3V power supply needed for device provides radio frequency signal generation unit.
7. the Digital Frequency Modulation Transmitter as claimed in claim 1 or 2 based on frequency agility transceiver, the processor pass through RS-
422 interfaces access external PCM signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920788980.4U CN209659278U (en) | 2019-05-28 | 2019-05-28 | A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920788980.4U CN209659278U (en) | 2019-05-28 | 2019-05-28 | A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209659278U true CN209659278U (en) | 2019-11-19 |
Family
ID=68530649
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920788980.4U Active CN209659278U (en) | 2019-05-28 | 2019-05-28 | A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209659278U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110987007A (en) * | 2019-12-06 | 2020-04-10 | 四川九洲空管科技有限责任公司 | Takang and range finder simulator system and method based on agile frequency transceiver |
-
2019
- 2019-05-28 CN CN201920788980.4U patent/CN209659278U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110987007A (en) * | 2019-12-06 | 2020-04-10 | 四川九洲空管科技有限责任公司 | Takang and range finder simulator system and method based on agile frequency transceiver |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101072029A (en) | Multiple precision clock generating circuit on single chip and its realizing method | |
| CN110113275B (en) | Intelligent multichannel broadband interference signal produces device | |
| US7702281B2 (en) | Interface for controlling a transceiver | |
| CN204731577U (en) | A kind of multifunctional signal generator based on FPGA | |
| CN209659278U (en) | A kind of Digital Frequency Modulation Transmitter based on frequency agility transceiver | |
| CN205847231U (en) | Chip internal ring shakes calibration system | |
| CN100385791C (en) | Two-point modulator arrangement and use thereof in a transmission arrangement and in a reception arrangement | |
| CN102014310B (en) | Airborne selective calling signal generator and implementation method thereof | |
| CN1831552B (en) | Integral nuclear magnetic resonance spectrometer control stage bused on USB bus | |
| CN105116802B (en) | The generation device and method of a kind of certainty clock jitter | |
| CN108306640B (en) | Broadband radio frequency signal generating system | |
| CN203457138U (en) | Frequency synthesizer | |
| CN215990748U (en) | System clock device and acquisition equipment of 5G full-band radio frequency signals | |
| CN102984106B (en) | Binary frequency shift keying modulation system | |
| CN107395202B (en) | Structure and method for improving working stability of high-speed DAC | |
| CN104918321A (en) | Radio-frequency transceiver processing unit and method of satellite communication | |
| CN112558926B (en) | Multi-parameter adjustable high-speed pseudo-random code driving source device | |
| US20040086031A1 (en) | Communication transceiver module | |
| CN107563098B (en) | Radio demonstration platform for aircraft radio station software | |
| CN220254504U (en) | Generating device of frequency hopping signal source | |
| CN212137647U (en) | Wireless data transmission communication device | |
| CN105281764B (en) | Telemetered signal HVDC Modulation devices and methods therefor based on multiple spot frequency integration | |
| CN205356304U (en) | Local oscillator module is advanced in low phase noise small step based on multiple ring phase locking | |
| CN104467837A (en) | Time calibration method and device applied to spacecraft | |
| CN203387513U (en) | Optical network unit optical module for gigabit passive optical network |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |