CN206878690U - Total harmonic distortion optimization circuit, drive control device and switch power supply system - Google Patents
Total harmonic distortion optimization circuit, drive control device and switch power supply system Download PDFInfo
- Publication number
- CN206878690U CN206878690U CN201720412690.0U CN201720412690U CN206878690U CN 206878690 U CN206878690 U CN 206878690U CN 201720412690 U CN201720412690 U CN 201720412690U CN 206878690 U CN206878690 U CN 206878690U
- Authority
- CN
- China
- Prior art keywords
- current
- voltage
- harmonic distortion
- total harmonic
- inductance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Abstract
The utility model discloses a kind of total harmonic distortion optimization circuit, drive control device and switch power supply system.Circuit includes：Compensate current generating unit, it is coupled to the inductance of switch power supply system, the sampled voltage that electric current in each switch periods of the power tube in switch power supply system, receiving sampling inductance obtains, so as to obtain crest voltage according to the peak point current of inductance to generate total harmonic distortion compensation electric current；Ramp voltage generation unit, for compensating electric current and a reference current according to total harmonic distortion, ramp voltage is generated, further to adjust the ON time of power tube；Wherein, the peak point current of inductance is higher, and total harmonic distortion compensation electric current is bigger, and the ON time of power tube is also longer, so as to reduce the total harmonic distortion of switch power supply system.The utility model reduces the total harmonic distortion of switch power supply system, improves power factor value, so as to improve the efficiency of switch power supply system.
Description
Technical field
Electric and electronic technical field is the utility model is related to, more particularly to suitable for the total humorous of AC/DC switch power supply systems
Wave distortion optimization circuit, drive control device and switch power supply system.
Background technology
Power factor (PF) is an important technical data of power electronic system, is to weigh power electronic equipment efficiency
One coefficient of height, increasing power electronic equipment require higher power factor.Power factor PF and total harmonic wave lose
True THD has following relation：
Wherein,Phase shift between input voltage and input current, in phase shift factorWhen constant, total harmonic wave is reduced
Distortion THD can improve power factor.
High Power Factor AC/DC Switching Power Supplies, typically controlled using peak value comparison method, or constant on-time, two
Person is substantially the same.
With reference to figure 1- Fig. 2, wherein, Fig. 1 is the constant on-time control circuit schematic diagram of existing typical BUCK frameworks,
Fig. 2 is the oscillogram that the input current of circuit shown in Fig. 1 changes over time.
Drive control device 11 controls power tube M0 conductings and shut-off.Due to the inherent characteristicses of BUCK frameworks, power tube M0 is led
AC input end has electric current to flow into rear class during logical, and after power tube M0 turn off, AC input end is there is no electric current inflow rear class, also
It is to say that AC ends input current is pulse current.AC input electric current Iin is in one switch periods：
Wherein, Ipk is inductance peak point current, and Ton is power tube ON time, and T is switch periods.
Critical conduction mode inductance peak point current Ipk's and dutycycle Ton/T is calculated as follows：
Formula (2) and (3) are substituted into (1) to obtain：
Wherein, Vin is input voltage, and Vo is output voltage, and L is inductance L0 inductance value, and θ is the phase of input voltage sine wave
Angle.
According to formula (4), AC ends input current Iin is with the time t waveforms changed as shown in Fig. 2 wherein, abscissa is the time
T (units：Millisecond), ordinate is input voltage vin (unit：Milliampere).As seen from Figure 2, in the input voltage vin of setting
Under output voltage Vo, its input current Iin and nonideal sine wave, larger total harmonic distortion be present.
Therefore, need badly and a kind of total harmonic distortion optimization mode is provided so that input current reduces closer to ideal sine wave
The total harmonic distortion of Switching Power Supply, power factor value is improved, so as to improve the efficiency of Switching Power Supply.
Utility model content
The purpose of this utility model is, there is provided a kind of total harmonic distortion optimization circuit, drive control device and Switching Power Supply
System, change power tube ON time by sampling inductance peak point current so that input current is real closer to ideal sine wave
Now reduce the total harmonic distortion of Switching Power Supply, power factor value is improved, so as to improve the efficiency of Switching Power Supply.
To achieve the above object, the utility model provides total harmonic distortion optimization circuit, suitable for switch power supply system,
The switch power supply system includes：Inductance and power tube；The circuit includes：Compensate current generating unit and ramp voltage
Generation unit；The compensation current generating unit, is coupled to the inductance, for each switch periods in the power tube
It is interior, receive and sample the sampled voltage that the electric current of the inductance obtains, so as to obtain peak value electricity according to the peak point current of the inductance
Pressure compensates electric current to generate total harmonic distortion；The ramp voltage generation unit, for compensating electricity according to the total harmonic distortion
Stream and a reference current, ramp voltage is generated, further to adjust the ON time of the power tube；Wherein, the inductance
Peak point current it is higher, total harmonic distortion compensation electric current it is bigger, the ON time of the power tube is also longer, so as to reduce switch
The total harmonic distortion of power-supply system.
To achieve the above object, the utility model additionally provides a kind of drive control device, suitable for switch power supply system, institute
Stating switch power supply system includes：Inductance and power tube；The drive control device includes：Trsanscondutance amplifier, voltage comparator, patrol
Collect unit, drive circuit, signal inverter and total harmonic distortion optimization circuit described in the utility model；The mutual conductance amplification
Device, positive input terminal are used to receive reference voltage, and negative input end is used to receive the sampled voltage that the electric current for sampling the inductance obtains,
Output end connects floating ground terminal by a compensating electric capacity, and electricity is converted into for the difference by reference voltage and the sampled voltage
Stream is injected into the compensating electric capacity and produces offset voltage；The voltage comparator, positive input terminal are used to receive total harmonic wave
The ramp voltage of aberration optimizing circuit evolving, negative input end are used to receive the offset voltage, the pass of output end power output pipe
Disconnected pulse；The logic unit, for receiving the shut-off pulse, what output control power tube turned on after logical operation patrols
Collect signal；The drive circuit, for receiving the logical signal, the power tube is driven to turn on；The signal inverter, use
In receiving the logical signal, the total harmonic distortion optimization circuit is fed back to after anti-phase；Wherein, the peak value of the inductance
Electric current is higher, and total harmonic distortion compensation electric current is bigger, and the ON time of the power tube is also longer, so as to reduce Switching Power Supply system
The total harmonic distortion of system.
To achieve the above object, the utility model additionally provides a kind of switch power supply system, including：It is Input voltage terminal, defeated
Go out voltage end, sampling resistor, compensating electric capacity, inductance and power tube, the drain electrode of the power tube is electrically connected with the input electricity
Pressure side, the source electrode of the power tube are electrically connected with the output voltage terminal by the sampling resistor and the inductance；It is described
System further comprises drive control device described in the utility model；The trsanscondutance amplifier of the drive control device, it is just defeated
Enter end to be used to receive reference voltage, negative input end connects floating ground terminal by the sampling resistor, and output end passes through the compensation electricity
Appearance connects floating ground terminal；The total harmonic distortion optimization circuit of the drive control device is coupled to the inductance, for described
In each switch periods of power tube, receive and sample the sampled voltage that the electric current of the inductance obtains, so as to according to the inductance
Peak point current obtain crest voltage with generate total harmonic distortion compensation electric current, and according to the total harmonic distortion compensate electric current with
And a reference current, ramp voltage is generated, and then adjust the ON time of the power tube；The drive of the drive control device
Dynamic circuit is electrically connected with the grid of the power tube；Wherein, the peak point current of the inductance is higher, total harmonic distortion compensation electric current
Bigger, the ON time of the power tube is also longer, so as to reduce the total harmonic distortion of switch power supply system.
The utility model has the advantage of, change power tube ON time by sampling inductance peak point current, inductance
Peak point current Ipk is higher, and total harmonic distortion compensation electric current Ithd is bigger, and the ON time Ton of power tube is also longer, so as to reduce
The total harmonic distortion of switch power supply system so that input current reduces the total of switch power supply system closer to ideal sine wave
Harmonic distortion, power factor value is improved, so as to improve the efficiency of switch power supply system.
Brief description of the drawings
Fig. 1, the constant on-time control circuit schematic diagram of existing typical BUCK frameworks；
Fig. 2 is the oscillogram that the input current of circuit shown in Fig. 1 changes over time；
Fig. 3, the configuration diagram of total harmonic distortion optimization circuit described in the utility model；
Fig. 4, the schematic diagram of switch power supply system first embodiment described in the utility model；
Fig. 5 is oscillogram of the inductance peak point current in half of power frequency period in embodiment illustrated in fig. 4；
Fig. 6 is the schematic diagram of the embodiment of crest voltage sampling and keep module one in embodiment illustrated in fig. 4；
Fig. 7 is coherent signal oscillogram in embodiment illustrated in fig. 6；
Fig. 8 is the schematic diagram of the embodiment of voltage/current modular converter one in embodiment illustrated in fig. 4；
Fig. 9 is the oscillogram that the input current of embodiment illustrated in fig. 4 changes over time；
Figure 10, the schematic diagram of switch power supply system second embodiment described in the utility model；
Figure 11, the schematic diagram of switch power supply system 3rd embodiment described in the utility model；
Figure 12 is the schematic diagram of the embodiment of clamp current generation module one in embodiment illustrated in fig. 11.
Embodiment
Below in conjunction with the accompanying drawings to total harmonic distortion optimization circuit, drive control device and Switching Power Supply provided by the utility model
System elaborates.
With reference to figure 3, the configuration diagram of total harmonic distortion optimization circuit described in the utility model.Described total harmonic wave loses
True optimization circuit is applied to switch power supply system, and the switch power supply system includes：Inductance L0 and power tube M0.Described is total
Harmonic distortion optimization circuit includes：Compensate current generating unit 32 and ramp voltage generation unit 34.
The compensation current generating unit 32, is coupled to the inductance L0, for each switch in the power tube M0
In cycle, receive and sample the sampled voltage CS that the electric current of the inductance L0 obtains, so as to the peak point current according to the inductance L0
Ipk obtains crest voltage CSpk to generate total harmonic distortion compensation electric current Ithd.
The ramp voltage generation unit 34, for compensating electric current Ithd and benchmark electricity according to the total harmonic distortion
Iref is flowed, ramp voltage RAMP is generated, further to adjust the ON time Ton of the power tube M0.Wherein, the inductance L0
Peak point current Ipk it is higher, total harmonic distortion compensation electric current Ithd is bigger, and the ON time Ton of the power tube M0 is also longer,
So as to reduce the total harmonic distortion of switch power supply system.
Change power tube ON time by sampling inductance peak point current so that input current is closer to ideal sinusoidal
Ripple, the total harmonic distortion of switch power supply system is reduced, improves power factor value, so as to improve the effect of switch power supply system
Rate.
With reference to figure 4-9, wherein, Fig. 4 is the schematic diagram of switch power supply system first embodiment described in the utility model；Figure
5 be oscillogram of the inductance peak point current in half of power frequency period in embodiment illustrated in fig. 4；Fig. 6 is peak in embodiment illustrated in fig. 4
The schematic diagram of the embodiment of threshold voltage sampling and keep module one；Fig. 7 is coherent signal oscillogram in embodiment illustrated in fig. 6；Fig. 8 is figure
The schematic diagram of the embodiment of voltage/current modular converter one in 4 illustrated embodiments；Fig. 9 be embodiment illustrated in fig. 4 input current with
The oscillogram of time change.In the present embodiment, described switch power supply system is the AC/DC Switching Power Supplies of BUCK topological structures
System；It should be noted that the utility model is not limited to use in BUCK topologys, can be used for BUCK-BOOST and
The switch power supply system of the topology such as FLYBACK.
In the present embodiment, described switch power supply system, including：Input voltage terminal, output voltage terminal, sampling resistor
Rcs, compensating electric capacity Ccomp, inductance L0 and power tube M0；The system further comprises drive control device 40.
As shown in figure 4, exchange input AC is input on bus capacitor Cin by rectifier circuit 41 and obtains input voltage
Vin is input to Input voltage terminal, input voltage termination power tube M0 drain electrode.Power tube M0 grid connects drive control device 40,
Power tube M0 source electrode is electrically connected with output voltage terminal by sampling resistor Rcs and inductance L0；Specifically, power tube M0 source
Pole connects sampling resistor Rcs one end and the negative electrode of sustained diode 0；Drive control is accessed in sampling resistor Rcs one end simultaneously
Device 40, sampling resistor Rcs another termination floating ground end and inductance L0 one end, while accessed by compensating electric capacity Ccomp
Drive control device 40；The plus earth of sustained diode 0；Inductance L0 another termination output voltage terminal.Output voltage termination is defeated
Go out electric capacity C0 and load 49, output voltage V0 is provided for output capacitance C0 and load.
Described drive control device 40 includes：Trsanscondutance amplifier Gm, voltage comparator 402, logic unit 403, driving electricity
Road 404, signal inverter 405 and total harmonic distortion optimization circuit 401.
The trsanscondutance amplifier Gm, positive input terminal are used to receive reference voltage V REF, and negative input end passes through the sampling electricity
Resistance Rcs connects floating ground terminal, the sampled voltage CS for sampling the electric current of the inductance L0 for receiving sampling resistor Rcs and obtaining, output
End connects floating ground terminal by compensating electric capacity Ccomp；The trsanscondutance amplifier Gm is used to described by reference voltage V REF and described adopt
Sample voltage CS difference is converted into electric current and is injected into generation offset voltage COMP on the compensating electric capacity Ccomp；When system is in
During steady operation, offset voltage COMP is a DC level.
The total harmonic distortion optimization circuit 401, the inductance L0 is coupled to, for being opened in each of the power tube M0
Close in the cycle, receive and sample the sampled voltage that the electric current of the inductance L0 obtains, so as to the peak point current according to the inductance L0
Ipk obtains crest voltage CSpk to generate total harmonic distortion compensation electric current Ithd, and compensates electric current according to the total harmonic distortion
An Ithd and reference current Iref, generation ramp voltage RAMP.In the present embodiment, specifically, total harmonic distortion optimization is electric
The compensation current generating unit 32 on road 401 meets the inductance L0 by sampling resistor Rcs, in each of the power tube M0
In switch periods, receive and sample the sampled voltage CS that the electric current of the inductance L0 obtains, so as to the peak value according to the inductance L0
Electric current Ipk obtains crest voltage CSpk to generate total harmonic distortion compensation electric current Ithd；Total harmonic distortion optimization circuit 401 it is oblique
Slope voltage generating unit 34, for compensating an electric current Ithd and reference current Iref according to the total harmonic distortion, generation is oblique
Slope voltage RAMP；According to other components of the ramp voltage RAMP combination drive control devices of generation and then adjust the power tube M0
ON time Ton.Wherein, the peak point current Ipk of the inductance L0 is higher, and total harmonic distortion compensation electric current Ithd is bigger, institute
It is also longer to state power tube M0 ON time Ton, so as to reduce the total harmonic distortion of switch power supply system.
The voltage comparator 402, positive input terminal are used for the slope electricity for receiving the total harmonic distortion optimization circuit evolving
RAMP is pressed, negative input end is used to receive the offset voltage COMP, output end power output pipe M0 shut-off pulse OFF_
pulse.Ramp voltage RAMP and offset voltage COMP produces power tube M0 cut-off signals OFF_pulse after being compared, tiltedly
Slope voltage RAMP rises to the conducting that this period equal with offset voltage COMP is power tube M0 from initial value RAMPini
Time Ton.
The logic unit 403, it is defeated after logical operation for receiving power pipe M0 shut-off pulse OFF_pulse
The logical signal GATE_ON for going out to control power tube M0 to turn on.When GATE_ON is high level, power tube M0 conductings；GATE_ON is
During low level, power tube M0 shut-offs.
The drive circuit 404, the grid of the power tube M0 is electrically connected with, for receiving the M0 conductings of control power tube
Logical signal GATE_ON, the power tube M0 is driven to turn on.GATE_ON directly drives power tube after being input to drive circuit 404
M0 grid, when GATE_ON is high level, power tube M0 conductings；When GATE_ON is low level, power tube M0 shut-offs.
The signal inverter 405, for receiving the logical signal GATE_ON of control power tube M0 conductings, process is anti-phase
After feed back to the total harmonic distortion optimization circuit 401.
In the present embodiment, the compensation current generating unit 32 of the total harmonic distortion optimization circuit 401 is further
Including：Crest voltage sampling and keep module 321 and voltage/current modular converter 322.The crest voltage sampling and keep module
321, the logical signal GATE_ON that shut-off pulse OFF_pulse and control power tube M0 for receiving power pipe M0 are turned on,
The inductance L0 is electrically connected with by a sampling resistor Rcs simultaneously, in each switch periods of the power tube M0, receives institute
State sampling resistor Rcs and sample the sampled voltage CS that the electric current of the inductance L0 obtains, so as to according to the peak value of inductance L0 electricity
Stream Ipk obtains crest voltage CSpk and kept.The voltage/current modular converter 322, for receiving the crest voltage
CSpk, it is converted into total harmonic distortion compensation electric current Ithd.
As shown in figure 5, wherein, abscissa is time t, ordinate is input voltage vin, and the peak value that solid line is inductance L0 is electric
The waveform in half of power frequency period is flowed, dotted line is the envelope of inductance L0 peak point currents.As seen from Figure 5, input voltage vin
Higher, inductance L0 peak point current Ipk is also bigger.
A kind of implementation of crest voltage sampling and keep module 321 is described as shown in fig. 6, in the embodiment shown in fig. 6
Crest voltage sampling and keep module 321 includes：First phase inverter 61, with door 62, the second phase inverter 63, the first maintained switch S61,
First sampling holding capacitor C61, the sampling holding capacitors of the second maintained switch S62 and second C62.
First phase inverter 61, for receiving power pipe M0 shut-off pulse OFF_pulse and carry out anti-phase.With door 62, use
In the logical signal GATE_ON and the cut-off signals after anti-phase that receive the M0 conductings of control power tube, and after progress and computing
Export the first control signal T61.Second phase inverter 63, for receiving the first control signal T61 and carrying out anti-phase rear output second
Control signal T62.First maintained switch S61, the electric current acquisition that first end is used to receive sampling resistor Rcs sampling inductance L0 are adopted
Sample voltage CS, control terminal are used to receive the first control signal T61, and the second end connects floating ground by the first sampling holding capacitor C61
End is electrically connected with the second maintained switch S62 first end simultaneously.Second maintained switch S62, control terminal are used to receive the second control
Signal T62, the second end connect floating ground terminal by the second sampling holding capacitor C62 while are electrically connected to crest voltage sampling and keep
The output end of module.Wherein, in each switch periods of the power tube M0, the sampled voltage CS protects by described first
Switch S61, the first sampling holding capacitor C61, the sampling holding capacitor C62 of the second maintained switch S62 and second are held, so as to open
The end cycle moment is closed according to the peak point current Ipk of inductance L0 acquisition crest voltage CSpk and is maintained at second sampling
On holding capacitor C62, the crest voltage CSpk is exported by the output end of the crest voltage sampling and keep module.
As shown in fig. 7, crest voltage sampling and keep module is carried out in each switch periods to inductance L0 peak point current
Sampling is kept, and obtains crest voltage CSpk signals.Specifically, what the voltage comparator 402 of described drive control device 40 exported
Pulse OFF_pulse is turned off after the first phase inverter 61 is anti-phase, and the logic unit 403 of described drive control device 40 exports
GATE_ON signals carry out AND operation, obtain the first maintained switch S61 control signal T61；Control signal T61 is by the
Two phase inverters 63 are anti-phase to obtain the second maintained switch S62 control signal T62.When power tube M0 is turned on, sampled voltage CS is
The product of inductance L0 electric current and sampling resistor Rcs resistance, other time, sampled voltage CS was zero.Sampled voltage CS passes through
S61, C61, S62 and C62, sampled voltage CS crest voltage CSpk is maintained on electric capacity C62.
A kind of implementation of voltage/current modular converter 322 is as shown in figure 8, in the embodiment shown in fig. 8, the electricity
Pressure/current conversion module 322 includes：First operational amplifier A mp1, the first metal-oxide-semiconductor M81, the first current mirror 802 and second
Current mirror 803.
First operational amplifier A mp1, positive input terminal are used for the peak value for receiving the output of crest voltage sampling and keep module 321
Voltage CSpk, the first end that negative input end is electrically connected with the first metal-oxide-semiconductor M81 connect floating ground terminal by a first resistor R81 simultaneously,
Output end is electrically connected with the control terminal of the first metal-oxide-semiconductor.First metal-oxide-semiconductor M81, the second end are electrically connected with the of the first current mirror 801
One end.First current mirror 801, the second end are used to receive vdd voltage, and output end is electrically connected with the first end of the second current mirror 802.
Second current mirror 802, the second termination floating ground terminal, output end generation total harmonic distortion compensation electric current Ithd；Wherein, total harmonic wave loses
True compensation output ends of the electric current Ithd through the second current mirror 802 flows to floating ground terminal.
In the embodiment shown in fig. 8, the first metal-oxide-semiconductor M81 uses the first NMOS tube, wherein, the source electrode of NMOS tube is as
One end, drain electrode are as the second end, grid as control terminal.First current mirror 801 is using the first PMOS M82 of common gate and the
Two PMOS M83, wherein, the first PMOS M82 source electrode and the first PMOS M82 grid and the second PMOS M83
Grid is collectively as first end, the first PMOS M82 drain electrode and the second PMOS M83 drain electrode collectively as the second end,
Two PMOS M83 source electrode is as output end.Second current mirror 802 uses the second NMOS tube M84 and the 3rd NMOS of common gate
Pipe M85, wherein, the grid of the second NMOS tube M84 drain electrode and the second NMOS tube M84 grid and the 3rd NMOS tube M85 is total to
With the source electrode as first end, the second NMOS tube M84 source electrode and the 3rd NMOS tube M85 collectively as the second end, the 3rd NMOS
Pipe M85 drain electrode is as output end.Floated that is, total harmonic distortion compensates drain electrode flow directions of the electric current Ithd through the 3rd NMOS tube M85
Dynamic ground terminal.
Specifically, crest voltage sampling and keep module 321 obtains the crest voltage for reflecting inductance L0 peak-current signal
After CSpk, CSpk is input into voltage/current modular converter 322, produces total harmonic distortion compensation electric current Ithd.CSpk is inputted
To the first operational amplifier A mp1 positive input terminal, the first operational amplifier A mp1 is connected into negative feedback type, the first operation amplifier
Device Amp1 negative input terminates the first NMOS tube M81 source electrode, while also connects with first resistor R81 one end.According to computing
The empty short principle of amplifier, the pressure drop on R81 is CSpk, and so as to produce electric current CSpk/R81, the electric current passes through PMOS M82
With the first current mirror of M83 compositions；Assuming that the mirroring ratios of first current mirror are K1, then the electric current for flowing through M83 is K1*
CSpk/R2, the electric current equally also pass through the second current mirror of NMOS tube M84 and M85 composition, it is assumed that the mirror image of second current mirror
Ratio is K2, then flows through M85 electric current i.e. total harmonic distortion compensation electric current Ithd.
The total harmonic distortion compensates electric current Ithd：
Ithd=K1*K2*CSpk/R81=K1*K2*Ipk*Rcs/R81 (5)
Wherein, Ithd is that total harmonic distortion compensates electric current, and K1 is the mirroring ratios of the first current mirror, and K2 is the second current mirror
Mirroring ratios, CSpk is the crest voltage that the peak point current of sampling inductance obtains, and Ipk is the peak point current of inductance, and Rcs is adopts
The resistance of sample resistance, R81 are the resistance of first resistor.From formula (5), total harmonic distortion compensates electric current Ithd's and inductance L0
Peak point current Ipk approximations are directly proportional.
With continued reference to Fig. 4, in the embodiment shown in fig. 4, the ramp voltage generation unit 34 further comprises：First fills
Electric capacity C1 and the first controlling switch S1.First charging capacitor C1, one end are electrically connected with charging current input Q1, the other end
Floating ground terminal is connect, for generating ramp voltage RAMP according to charging current；Wherein on the basis of charging current electric current Iref with it is total humorous
Wave distortion compensation electric current Ithd difference.First controlling switch S1, first end are electrically connected with charging current input Q1, the second end
For receiving ramp voltage initial value RAMPini, control terminal, which is used to receive, passes through the logic letter that anti-phase control power tube M0 is turned on
Number GATE_ON；The first end of first controlling switch while the output end as ramp voltage generation unit 34, for exporting
The ramp voltage RAMP of generation.That is, the charging current of ramp voltage generation unit 34 is (Iref-Ithd), ramp voltage production
The output ramp voltage RAMP of raw unit 34 slope is (Iref-Ithd)/C1.
Ramp voltage RAMP signals without total harmonic distortion compensation are the ramp signals of a fixed slope, and with total humorous
The ramp voltage RAMP signals of wave distortion compensation are then the ramp signals of a non-linear on-fixed slope.Band total harmonic distortion is mended
The power tube M0 ON times Ton repaid can be represented by the following formula：
Ton=C1* (COMP-RAMPini)/(Iref-Ithd) (6)
Wherein, Ton is power tube M0 ON times, and C1 is the capacitance of the first charging capacitor, and COMP is switch power supply system
Offset voltage, RAMPiniFor ramp voltage initial value, electric current on the basis of Iref, Ithd is that total harmonic distortion compensates electric current.
Bringing formula (6) into formula (4) can obtain：
With reference to Fig. 5, formula (5), formula (6), formula (7) as can be seen that in a power frequency period, input voltage vin is higher, electricity
It is higher to feel L0 peak point current Ipk, so as to which total harmonic distortion compensation electric current Ithd is also bigger, causes power tube M0 ON time
Ton is also longer so that the input current Iin with total harmonic distortion compensation is closer to ideal sine wave.
As shown in figure 9, wherein, abscissa is time t (unit：Millisecond), ordinate is input voltage vin (unit：In the least
Peace), solid line is the waveform of the input current Iin with total harmonic distortion compensation, and dotted line is the input without total harmonic distortion compensation
Electric current Iin waveform.Can intuitively it be found out by Fig. 9, the input current Iin waveforms with total harmonic distortion compensation are closer to ideal
Sine wave.The THD for the system actual measurement that band compensates with total harmonic distortion is also substantially than without the system THD compensated with total harmonic distortion
Value is lower.
Switch power supply system described in the utility model, when being turned on by sampling inductance peak point current to change power tube
Between, the peak point current Ipk of inductance is higher, and total harmonic distortion compensation electric current Ithd is bigger, and the ON time Ton of power tube is also got over
It is long, so as to reduce the total harmonic distortion of switch power supply system so that input current reduces switch electricity closer to ideal sine wave
The total harmonic distortion of source system, improves power factor value, so as to improve the efficiency of switch power supply system.
With reference to figure 10, the schematic diagram of switch power supply system second embodiment described in the utility model；In the present embodiment,
Described switch power supply system is the AC/DC switch power supply systems of FLYBACK topological structures.With the difference of embodiment illustrated in fig. 4
Part is, in the present embodiment, Input voltage terminal magnetic device 101 connects power tube M0 drain electrode and output voltage terminal respectively,
Power tube M0 source electrode is grounded by sampling resistor Rcs.In each switch periods of the power tube M0, sampling resistor Rcs
The sampled voltage CS that the electric current acquisition of magnetic device 101 is sampled by the power tube M0 inputs total harmonic distortion optimization circuit
401.Described drive control device 40 further comprises：Crest voltage with demagnetization dutycycle be multiplied circuit 408 and demagnetization detection
Unit 409；Detection unit 409 of demagnetizing obtains output feedback voltage FB by the upper and lower divider resistance of parallel connection, is fed back according to output
Voltage FB detects to obtain the demagnetization time；Crest voltage with demagnetization dutycycle be multiplied circuit 408 receive logic unit 403 export control
The logical signal GATE_ON of power tube M0 processed conducting, and the demagnetization time that detection unit 409 of demagnetizing is detected account for whole switch
The crest voltage CSpk that the ratio in cycle exports with total harmonic distortion optimization circuit 401 is multiplied, and exports crest voltage and demagnetization accounts for
The empty negative input end than multiplied result to trsanscondutance amplifier Gm.And because described switch power supply system is FLYBACK topology framves
The AC/DC switch power supply systems of structure, the bottom crown welding system of the first charging capacitor C1 in the ramp voltage generation unit 34
GND。
It is no longer superfluous herein and the switch power supply system described in the present embodiment, its total harmonic distortion optimization mode are similar with Fig. 4
State.
With reference to figure 11-12, wherein, Figure 11 is the signal of switch power supply system 3rd embodiment described in the utility model
Figure；Figure 12 is the schematic diagram of the embodiment of clamp current generation module one in embodiment illustrated in fig. 11.In the present embodiment, it is described
Switch power supply system is the AC/DC switch power supply systems of BUCK topological structures.It is with the difference of embodiment illustrated in fig. 4,
In the present embodiment, the total harmonic distortion optimization circuit 401 meets inductance L0 by upper and lower divider resistance RFBH, RFBL of parallel connection；
The compensation current generating unit 32 of the total harmonic distortion optimization circuit 401 further comprises：Clamp current generation module
111 and current ratio mirror module 112.
The clamp current generation module 111, connect by lower divider resistance RFBL described in floating ground terminal while electric connection
Inductance L0 one end, the other end of the inductance L0 is electrically connected with by upper divider resistance RFBH；The clamp current produces mould
Block 111 is used in each switch periods of the power tube M0, receives by upper and lower divider resistance RFBH, RFBL in parallel
The clamp voltage FB that the electric current of the inductance L0 obtains is sampled, generates corresponding clamp current Ifb.
The current ratio mirror module 112, for receiving the clamp current Ifb, obtained by scaled mirror total humorous
Wave distortion compensation electric current Ithd.
A kind of implementation of clamp current generation module 111 is as shown in figure 12, in the embodiment shown in fig. 12, the pincers
Position current generating module 111 includes：Second operational amplifier A mp2 and the second metal-oxide-semiconductor M12.Second operational amplifier
Amp2, positive input terminal are electrically connected with floating ground terminal, and negative input end is used to receive clamp voltage FB, and output end is electrically connected with described the
Two metal-oxide-semiconductor M12 control terminal；The second metal-oxide-semiconductor M12, first end are used to receive the clamp voltage FB, and the second end is used for defeated
Go out clamp current Ifb.Its operation principle is：When power tube M0 is turned on, according to the empty short principle of operational amplifier, FB current potentials and floating
Dynamic ground terminal (Floating_GND) current potential is identical, and divider resistance RFBL both ends equipotential, no current flow through at present for this；But have electricity
Stream flows through divider resistance RFBH, and the electric current exports the output as clamp current generation module 111 by the second metal-oxide-semiconductor M12
Electric current.
In switch periods finish time, the clamp current is：
Ifb=(Vin-Vo)/RFBH=L*Ipk/ (RFBH*Ton) (8)
Then, it is in switch periods finish time, the total harmonic distortion compensation electric current：
Ithd=K3*Ifb=K3*L*Ipk/ (RFBH*Ton) (9)
Wherein, Ifb is clamp current, and Vin is input voltage, and Vo is output voltage, and RFBH is the resistance of upper divider resistance,
L is inductance L0 inductance value, and Ipk is the peak point current of inductance, and Ton is power tube M0 ON time, and Ithd is total harmonic distortion
Electric current is compensated, K3 is the mirroring ratios of current ratio mirror module 112.
Total harmonic distortion compensation electric current Ithd and inductance L0 peak point current Ipk is into approximate just it can be seen from formula (9)
Than.After producing total harmonic distortion compensation electric current Ithd, the total harmonic distortion compensates electric current Ithd to ON time Ton and total humorous
The influence of wave distortion and Fig. 4 similarly, will not be repeated here.
Described above is only preferred embodiment of the present utility model, it is noted that for the common skill of the art
Art personnel, on the premise of the utility model principle is not departed from, some improvements and modifications can also be made, these improvements and modifications
Also it should be regarded as the scope of protection of the utility model.
Claims (15)
1. a kind of total harmonic distortion optimization circuit, suitable for switch power supply system, the switch power supply system includes：Inductance and
Power tube；It is characterised in that it includes：Compensate current generating unit and ramp voltage generation unit；
The compensation current generating unit, is coupled to the inductance, in each switch periods of the power tube, receiving
Sample the sampled voltage that the electric current of the inductance obtains, output total harmonic distortion compensation electric current；
The ramp voltage generation unit, adjusted for receiving the total harmonic distortion compensation electric current and a reference current, output
Save the ramp voltage of the ON time of the power tube.
2. circuit according to claim 1, it is characterised in that the compensation current generating unit further comprises：Peak value
Voltage sample keeps module and voltage/current modular converter；
The crest voltage sampling and keep module, the logic for shut-off pulse and the control power tube conducting of receiving power pipe
Signal, while the inductance is electrically connected with by a sampling resistor, in each switch periods of the power tube described in reception
Sampling resistor samples the sampled voltage that the electric current of the inductance obtains, and exports crest voltage and keeps；
The voltage/current modular converter, for receiving the crest voltage, output total harmonic distortion compensation electric current.
3. circuit according to claim 2, it is characterised in that the crest voltage sampling and keep module includes：
First phase inverter, for receiving the cut-off signals, the cut-off signals after output is anti-phase；
With door, for receiving the logical signal and the cut-off signals after anti-phase, the first control signal is exported；
Second phase inverter, for receiving first control signal, export the second control signal；
First maintained switch, first end are used to receive the sampled voltage, and control terminal is used to receive first control signal, the
Two ends connect floating ground terminal by one first sampling holding capacitor while are electrically connected with the first end of the second maintained switch；
Second maintained switch, control terminal are used to receive second control signal, and the second end is kept by one second sampling
Electric capacity connects floating ground terminal while is electrically connected to the output end of the crest voltage sampling and keep module.
4. circuit according to claim 2, it is characterised in that the voltage/current modular converter includes：First computing is put
Big device, the first metal-oxide-semiconductor, the first current mirror and the second current mirror；
First operational amplifier, positive input terminal are used to receive the crest voltage, and negative input end is electrically connected with described first
The first end of metal-oxide-semiconductor connects floating ground terminal by a first resistor simultaneously, and output end is electrically connected with the control of first metal-oxide-semiconductor
End；
First metal-oxide-semiconductor, the second end are electrically connected with the first end of first current mirror；
First current mirror, the second end are used to receive vdd voltage, and output end is electrically connected with the first of second current mirror
End；
Second current mirror, the second termination floating ground terminal, output end generation total harmonic distortion compensation electric current；
Wherein, second end of the total harmonic distortion compensation electric current through second current mirror flows to floating ground terminal.
5. circuit according to claim 4, it is characterised in that first metal-oxide-semiconductor uses the first NMOS tube, wherein, the
The source electrode of one NMOS tube is as first end, drain electrode as the second end, grid as control terminal；
First current mirror uses the first PMOS and the second PMOS of common gate, wherein, the source electrode of the first PMOS with
And first PMOS grid and the second PMOS grid collectively as first end, the drain electrode of the first PMOS and the 2nd PMOS
The drain electrode of pipe collectively as the second end, the second PMOS source electrode as output end；
Second current mirror uses the second NMOS tube and the 3rd NMOS tube of common gate, wherein, the drain electrode of the second NMOS tube with
And second NMOS tube grid and the 3rd NMOS tube grid collectively as first end, the source electrode of the second NMOS tube and the 3rd NMOS
The source electrode of pipe collectively as the second end, the 3rd NMOS tube drain electrode as output end.
6. circuit according to claim 4, it is characterised in that the total harmonic distortion compensates electric current and is：
Ithd=K1*K2*CSpk/R81=K1*K2*Ipk*Rcs/R81；
Wherein, Ithd is that total harmonic distortion compensates electric current, and K1 is the mirroring ratios of the first current mirror, and K2 is the mirror of the second current mirror
As ratio, CSpk is the crest voltage that the peak point current of sampling inductance obtains, and Ipk is the peak point current of inductance, and Rcs is sampling electricity
The resistance of resistance, R81 are the resistance of first resistor.
7. circuit according to claim 1, it is characterised in that the compensation current generating unit further comprises：Clamper
Current generating module and current ratio mirror module；
The clamp current generation module, floating ground terminal is connect by lower divider resistance while is electrically connected with one end of the inductance,
The other end of the inductance is electrically connected with by upper divider resistance, in each switch periods of the power tube, receiving
The clamp voltage of the electric current acquisition of the inductance is sampled by the upper and lower divider resistance of parallel connection, generates corresponding clamp current；
The current ratio mirror module, for receiving the clamp current, total harmonic distortion compensation is obtained by scaled mirror
Electric current.
8. circuit according to claim 7, it is characterised in that the clamp current generation module includes：Second computing is put
Big device and the second metal-oxide-semiconductor；
Second operational amplifier, positive input terminal are electrically connected with floating ground terminal, and negative input end is used to receive the clamp voltage,
Output end is electrically connected with the control terminal of second metal-oxide-semiconductor；
Second metal-oxide-semiconductor, first end are used to receive the clamp voltage, and the second end is used to export clamp current.
9. circuit according to claim 7, it is characterised in that in switch periods finish time, the clamp current is：
Ifb=(Vin-Vo)/RFBH=L*Ipk/ (RFBH*Ton)；
In switch periods finish time, the total harmonic distortion compensation electric current is：
Ithd=K3*Ifb=K3*L*Ipk/ (RFBH*Ton)；
Wherein, Ifb is clamp current, and Vin is input voltage, and Vo is output voltage, and RFBH is the resistance of upper divider resistance, and L is
The inductance value of inductance, Ipk are the peak point current of inductance, and Ton is power tube ON time, and Ithd is that total harmonic distortion compensates electric current,
K3 is the mirroring ratios of the current ratio mirror module.
10. circuit according to claim 1, it is characterised in that the ramp voltage generation unit further comprises：First
Charging capacitor and the first controlling switch；
First charging capacitor, one end are electrically connected with charging current input, another termination floating ground end, for according to charging
Electric current generates ramp voltage, wherein the charging current is the difference that the reference current compensates electric current with the total harmonic distortion
Value；
First controlling switch, first end are electrically connected with the charging current input, and the second end is used to receive ramp voltage
Initial value, control terminal are used to receive the logical signal by anti-phase control power tube conducting；The of first controlling switch
One end while the output end as the ramp voltage generation unit, for exporting the ramp voltage of generation.
11. circuit according to claim 10, it is characterised in that power tube ON time is：
Ton=C1* (COMP-RAMPini)/(Iref-Ithd)；
Wherein, Ton is power tube ON time, and C1 is the capacitance of the first charging capacitor, and COMP is the compensation of switch power supply system
Voltage, RAMPiniFor ramp voltage initial value, electric current on the basis of Iref, Ithd is that total harmonic distortion compensates electric current.
12. a kind of drive control device, suitable for switch power supply system, the switch power supply system includes：Inductance and power tube；
Characterized in that, the drive control device includes：Trsanscondutance amplifier, voltage comparator, logic unit, drive circuit, signal are anti-
Total harmonic distortion optimization circuit described in phase device and claim 1；
The trsanscondutance amplifier, positive input terminal are used to receive reference voltage, and negative input end is used to receive the electricity for sampling the inductance
The sampled voltage obtained is flowed, output end connects floating ground terminal by a compensating electric capacity, for by the reference voltage and the sampling
The difference of voltage is converted into electric current and is injected into the compensating electric capacity to produce offset voltage；
The voltage comparator, positive input terminal are used for the ramp voltage for receiving the total harmonic distortion optimization circuit evolving, born defeated
Enter end to be used to receive the offset voltage, the shut-off pulse of output end power output pipe；
The logic unit, for receiving the shut-off pulse, the logic of output control power tube conducting after logical operation
Signal；
The drive circuit, for receiving the logical signal, the power tube is driven to turn on；
The signal inverter, for receiving the logical signal, the total harmonic distortion optimization electricity is fed back to after anti-phase
Road；
Wherein, the peak point current of the inductance is higher, and total harmonic distortion compensation electric current is bigger, the ON time of the power tube
It is longer, so as to reduce the total harmonic distortion of switch power supply system.
13. drive control device according to claim 12, it is characterised in that the total harmonic distortion optimization circuit is using power
Profit requires the total harmonic distortion optimization circuit described in 2-11 any one.
14. a kind of switch power supply system, including：Input voltage terminal, output voltage terminal, sampling resistor, compensating electric capacity, inductance and
Power tube, the drain electrode of the power tube are electrically connected with the Input voltage terminal, and the source electrode of the power tube passes through the sampling electricity
Resistance and the inductance are electrically connected with the output voltage terminal；Characterized in that, the system further comprises claim 12
Described drive control device；
The trsanscondutance amplifier of the drive control device, positive input terminal are used to receive reference voltage, and negative input end passes through described
Sampling resistor connects floating ground terminal, and output end connects floating ground terminal by the compensating electric capacity；
The total harmonic distortion optimization circuit of the drive control device is coupled to the inductance, in the every of the power tube
In individual switch periods, receive and sample the sampled voltage that the electric current of the inductance obtains, when output adjusts the conducting of the power tube
Between ramp voltage；
The drive circuit of the drive control device is electrically connected with the grid of the power tube.
15. system according to claim 14, it is characterised in that the total harmonic distortion optimization circuit uses claim
Total harmonic distortion optimization circuit described in 2-11 any one.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720412690.0U CN206878690U (en) | 2017-04-19 | 2017-04-19 | Total harmonic distortion optimization circuit, drive control device and switch power supply system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720412690.0U CN206878690U (en) | 2017-04-19 | 2017-04-19 | Total harmonic distortion optimization circuit, drive control device and switch power supply system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206878690U true CN206878690U (en) | 2018-01-12 |
Family
ID=61343913
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720412690.0U Active CN206878690U (en) | 2017-04-19 | 2017-04-19 | Total harmonic distortion optimization circuit, drive control device and switch power supply system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206878690U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106953508A (en) * | 2017-04-19 | 2017-07-14 | 上海晶丰明源半导体股份有限公司 | Total harmonic distortion optimization circuit, method, drive control device and switch power supply system |
| CN108683334A (en) * | 2018-08-20 | 2018-10-19 | 无锡麟力科技有限公司 | A kind of switching-on and switching-off state detection circuit for ground wire BUCK type Switching Power Supplies of floating |
| CN110098720A (en) * | 2018-08-22 | 2019-08-06 | 上海权策微电子技术有限公司 | Reduce the circuit of total harmonic distortion and increase power factor |
| CN113452269A (en) * | 2021-04-20 | 2021-09-28 | 成都芯源系统有限公司 | Switching power supply circuit and method |
-
2017
- 2017-04-19 CN CN201720412690.0U patent/CN206878690U/en active Active
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106953508A (en) * | 2017-04-19 | 2017-07-14 | 上海晶丰明源半导体股份有限公司 | Total harmonic distortion optimization circuit, method, drive control device and switch power supply system |
| CN106953508B (en) * | 2017-04-19 | 2024-03-08 | 上海晶丰明源半导体股份有限公司 | Total harmonic distortion optimization circuit and method, driving controller and switching power supply system |
| CN108683334A (en) * | 2018-08-20 | 2018-10-19 | 无锡麟力科技有限公司 | A kind of switching-on and switching-off state detection circuit for ground wire BUCK type Switching Power Supplies of floating |
| CN108683334B (en) * | 2018-08-20 | 2024-03-12 | 无锡麟力科技有限公司 | Power switch state detection circuit for floating ground wire BUCK type switching power supply |
| CN110098720A (en) * | 2018-08-22 | 2019-08-06 | 上海权策微电子技术有限公司 | Reduce the circuit of total harmonic distortion and increase power factor |
| CN113452269A (en) * | 2021-04-20 | 2021-09-28 | 成都芯源系统有限公司 | Switching power supply circuit and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206878690U (en) | Total harmonic distortion optimization circuit, drive control device and switch power supply system | |
| CN102364848B (en) | Primary side-controlled constant current switch power supply controller and primary side-controlled constant current switch power supply control method | |
| CN102368661B (en) | Switching power supply with function of correcting power factor as well as control device and control method thereof | |
| CN100468931C (en) | Voltage boosting type device and method of consecutive correcting power factor in average electric current control mode | |
| CN103066827B (en) | Power factor correcting circuit and input feedforward compensating circuit thereof | |
| CN105356730B (en) | Error amplification device and the drive circuit for including the error amplification device | |
| CN106953508A (en) | Total harmonic distortion optimization circuit, method, drive control device and switch power supply system | |
| CN108667337B (en) | High-power pulse load power supply device with rapid dynamic response and control method thereof | |
| CN109149931B (en) | Slope-error compensation circuit for peak value comparison method BUCK converter | |
| CN104038045B (en) | high power factor correction control circuit and device | |
| CN103973114A (en) | Constant power control direct-current power supply | |
| CN105322766A (en) | Constant ON-time or constant OFF-time switching power converter and control circuit thereof | |
| CN202818091U (en) | Active power factor correction device | |
| CN103117734B (en) | Peak detection circuit, input feedforward compensation circuit and circuit of power factor correction | |
| CN202238482U (en) | Ultrasonic atomizer | |
| CN103516203A (en) | DC-DC controller and operation method thereof | |
| CN106655777A (en) | Switching power supply output cable pressure drop compensating circuit and compensating method | |
| CN103472283B (en) | Voltage detection method and circuit and the Switching Power Supply with this voltage detecting circuit | |
| CN103166489A (en) | Control circuit for three-phase high power factor rectifier | |
| CN102931828A (en) | Power factor correction circuit and method for improving power factor | |
| CN110212761A (en) | A kind of a variety of output mode conversion control circuits of Switching Power Supply | |
| CN203504410U (en) | DC-DC converter | |
| CN111245238B (en) | Three-level Boost circuit control method and system | |
| CN205160398U (en) | Self -adaptation sampling circuit , printed circuit board , former limit feedback constant voltage system and switching power supply system | |
| CN104259005B (en) | High-frequency and high-voltage power supply controller for electrostatic dust collection and control method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |