CN206863533U - A kind of generator excitation analog acquisition card based on PC104 buses - Google Patents

A kind of generator excitation analog acquisition card based on PC104 buses Download PDF

Info

Publication number
CN206863533U
CN206863533U CN201720644266.9U CN201720644266U CN206863533U CN 206863533 U CN206863533 U CN 206863533U CN 201720644266 U CN201720644266 U CN 201720644266U CN 206863533 U CN206863533 U CN 206863533U
Authority
CN
China
Prior art keywords
analog
controller
buses
converter
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201720644266.9U
Other languages
Chinese (zh)
Inventor
唐锐
吴飞
吴雅杰
张瑞琦
徐芸轩
丁海林
翁焱
鲁应涤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Letter Industrial Co Ltd
Original Assignee
Shanghai Letter Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Letter Industrial Co Ltd filed Critical Shanghai Letter Industrial Co Ltd
Priority to CN201720644266.9U priority Critical patent/CN206863533U/en
Application granted granted Critical
Publication of CN206863533U publication Critical patent/CN206863533U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The utility model provides a kind of generator excitation analog acquisition card based on PC104 buses, including fpga logic controller, fpga logic controller includes bus interface controller, sampling controller connects RAM1 and bus interface controller, RAM1 junctor highway interface controllers, sampling controller input connect the output end of analog-digital converter;A/D converter controller connects RAM2 and bus interface controller, RAM2 junctor highway interface controllers, A/D converter controller output end connection analog-digital converter input;Bus interface controller is also connected with the PC104 buses for being connected with CPU board.Device provided by the utility model overcomes the deficiencies in the prior art, it is integrated with two analog-digital converters, a digital analog converter sum word amount input/output module, and docked by PC104 buses with CPU board, it can quickly realize that the collection of data with interacting, improves the speed and precision of data acquisition.

Description

A kind of generator excitation analog acquisition card based on PC104 buses
Technical field
A kind of generator excitation analog acquisition card based on PC104 buses is the utility model is related to, belongs to Electromechanical Control Technical field.
Background technology
In generator excited system, the collection of analog quantity is extremely important, does not require nothing more than that picking rate is fast, precision is high, and And it must assure that in amount no less than 16 tunnels.Meanwhile these analog datas will can be quickly transmitted to CPU.
The picking rate of existing generator excitation analog acquisition device is slower, and precision is relatively low, it is impossible to by analog quantity number According to being quickly transmitted to CPU, therefore can not meet the needs of generator excitation analog acquisition.
The picking rate and precision of generator excitation analog acquisition device are how improved, allows analog data quick Ground passes to CPU, is the problem that those skilled in the art are directed to solving.
Utility model content
The technical problems to be solved in the utility model is how to improve the collection speed of generator excitation analog acquisition device Degree and precision, allow analog data to be quickly transmitted to CPU.
In order to solve the above-mentioned technical problem, the technical solution of the utility model is to provide a kind of hair based on PC104 buses Motor excitation analog acquisition card, it is characterised in that:Including fpga logic controller, fpga logic controller connection analog-to-digital conversion Device, digital analog converter, digital quantity input/output module, fpga logic controller are also connected with total for the PC104 that is connected with CPU board Line.
Preferably, the analog-digital converter is two.
Preferably, the fpga logic controller includes bus interface controller, sampling controller connection RAM1 and bus Interface controller, RAM1 junctor highway interface controllers, sampling controller input connect the output end of the analog-digital converter; A/D converter controller connects RAM2 and bus interface controller, RAM2 junctor highway interface controllers, A/D converter controller Output end connects analog-digital converter input;It is total that bus interface controller is also connected with the PC104 for being used to be connected with CPU board Line.
It is highly preferred that the bus interface controller connection Registering modules REG, the Registering modules REG connections digital quantity Input/output module.
It is highly preferred that the input connection filtration module of the analog-digital converter.
It is highly preferred that the output end connection Circuit Matching module of the digital analog converter.
The specific work process of generator excitation analog acquisition card provided by the utility model based on PC104 buses is such as Under:When CPU board will read analog data, the bus interface controller built in PC104 buses toward capture card FPGA is first passed through The inside sends order, and transmission startup order is automatic to sampling controller, sampling controller after bus interface controller is connected to order The analog-digital converter outside sequential deactivation is produced, with Times BUSY signals, the data for reading chip after conversion automatically are put It is placed in RAM1, while conv_end signals is put 1.CPU does not stop to inquire about conv_end signals, can when it is 1 to detect signal Modulus data is read by bus.When CPU will send analog data, directly placed data into by PC104 buses Sent in RAM2, after writing and start order to Mathematical model control device, Mathematical model control device reads data in RAM2 and is converted into about automatically Timing sequence is sent to the digital analog converter of outside, completes digital-to-analogue conversion.In addition, collection plate also integrated digital amount input and output (DI And DO) each 8 tunnel, used for CPU board input and output.
Device provided by the utility model overcomes the deficiencies in the prior art, is integrated with two analog-digital converters, a number Weighted-voltage D/A converter and digital quantity input/output module, and docked by PC104 buses with CPU board, it can quickly realize adopting for data Collection improves the speed and precision of data acquisition with interacting.
Brief description of the drawings
Fig. 1 is the generator excitation analog acquisition card structure block diagram based on PC104 buses that the present embodiment provides.
Embodiment
With reference to specific embodiment, the utility model is expanded on further.It should be understood that these embodiments are merely to illustrate this Utility model rather than limitation the scope of the utility model.In addition, it is to be understood that reading the content of the utility model instruction Afterwards, those skilled in the art can make various changes or modifications to the utility model, and these equivalent form of values equally fall within this Shen Please appended claims limited range.
Fig. 1 is the generator excitation analog acquisition card structure block diagram based on PC104 buses that the present embodiment provides, described The generator excitation analog acquisition card based on PC104 buses be provided with a FPGA as logic controller, configure simultaneously Two 8 passages, 16 analog-digital converters and 14 passage digital analog converter, analog-digital converter complete the collection of analog quantity, and digital-to-analogue turns Parallel operation is used for digital quantity being converted into analog quantity.FPGA is connected by PC104 buses with CPU, and the data completed between CPU are handed over Change.FPGA is also connected with digital quantity input/output module, is used for CPU board input and output.
FPGA includes bus interface controller, sampling controller, A/D converter controller, memory RAM 1 and RAM2, note Volume module REG etc..Sampling controller connects RAM1 and bus interface controller, RAM1 junctor highway interface controllers, sampling control Device input processed connects two 8 passages, 16 analog-digital converters;A/D converter controller connects RAM2 and bus interface controller, RAM2 junctor highway interface controllers, A/D converter controller output end connect 14 channel modulus converter;EBI control Device processed connects Registering modules REG, Registering modules REG connection digital quantity input/output modules;Bus interface controller also passes through PC104 buses are connected with CPU.
The input connection filtration module of analog-digital converter, outside analog data are first passed through after filtration module filters again It is sent into analog-digital converter.
The output end connection Circuit Matching module of digital analog converter, the digital data of digital analog converter output first pass through electricity Road matching module exports again.
The specific work process for the generator excitation analog acquisition card based on PC104 buses that the present embodiment provides is such as Under:When CPU board will read analog data, the bus interface controller built in PC104 buses toward capture card FPGA is first passed through The inside sends order, and transmission startup order is automatic to sampling controller, sampling controller after bus interface controller is connected to order The analog-digital converter outside sequential deactivation is produced, with Times BUSY signals, the data for reading chip after conversion automatically are put It is placed in RAM1, while conv_end signals is put 1.CPU does not stop to inquire about conv_end signals, can when it is 1 to detect signal Modulus data is read by bus.When CPU will send analog data, directly placed data into by PC104 buses Sent in RAM2, after writing and start order to Mathematical model control device, Mathematical model control device reads data in RAM2 and is converted into about automatically Timing sequence is sent to the digital analog converter of outside, completes digital-to-analogue conversion.In addition, collection plate also integrated digital amount input and output (DI And DO) each 8 tunnel, used for CPU board input and output.
In capture card, FPGA has used the Cyclone4 Series FPGAs that ALTERA companies produce, and includes 10,000 gate logic lists Member, the perfect realization of each function of sufficient resource guarantee.Analog-digital converter uses the AD7606 chips of ADI companies production, often Individual chip includes 16,8 tunnel bipolar converter, ensures the high accuracy of sampling.Analog-digital chip uses MICROCHIP companies The MCP4822 family chips of production, include 4 road analog outputs.

Claims (6)

  1. A kind of 1. generator excitation analog acquisition card based on PC104 buses, it is characterised in that:Controlled including fpga logic Device, fpga logic controller connection analog-digital converter, digital analog converter, digital quantity input/output module, fpga logic controller It is also connected with the PC104 buses for being connected with CPU board.
  2. A kind of 2. generator excitation analog acquisition card based on PC104 buses as claimed in claim 1, it is characterised in that: The analog-digital converter is two.
  3. A kind of 3. generator excitation analog acquisition card based on PC104 buses as claimed in claim 1, it is characterised in that: The fpga logic controller includes bus interface controller, sampling controller connection RAM1 and bus interface controller, RAM1 Junctor highway interface controller, sampling controller input connect the output end of the analog-digital converter;A/D converter controller Connect RAM2 and bus interface controller, RAM2 junctor highway interface controllers, A/D converter controller output end connection modulus Switch input;Bus interface controller is also connected with the PC104 buses for being used to be connected with CPU board.
  4. A kind of 4. generator excitation analog acquisition card based on PC104 buses as claimed in claim 3, it is characterised in that: The bus interface controller connects Registering modules REG, the Registering modules REG connections digital quantity input/output module.
  5. A kind of 5. generator excitation analog acquisition card based on PC104 buses as claimed in claim 3, it is characterised in that: The input connection filtration module of the analog-digital converter.
  6. A kind of 6. generator excitation analog acquisition card based on PC104 buses as claimed in claim 3, it is characterised in that: The output end connection Circuit Matching module of the digital analog converter.
CN201720644266.9U 2017-06-05 2017-06-05 A kind of generator excitation analog acquisition card based on PC104 buses Expired - Fee Related CN206863533U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201720644266.9U CN206863533U (en) 2017-06-05 2017-06-05 A kind of generator excitation analog acquisition card based on PC104 buses

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201720644266.9U CN206863533U (en) 2017-06-05 2017-06-05 A kind of generator excitation analog acquisition card based on PC104 buses

Publications (1)

Publication Number Publication Date
CN206863533U true CN206863533U (en) 2018-01-09

Family

ID=60830732

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201720644266.9U Expired - Fee Related CN206863533U (en) 2017-06-05 2017-06-05 A kind of generator excitation analog acquisition card based on PC104 buses

Country Status (1)

Country Link
CN (1) CN206863533U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108536051A (en) * 2018-03-07 2018-09-14 珠海欧比特宇航科技股份有限公司 A kind of acquisition processing device and method of airborne autosyn signal

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108536051A (en) * 2018-03-07 2018-09-14 珠海欧比特宇航科技股份有限公司 A kind of acquisition processing device and method of airborne autosyn signal

Similar Documents

Publication Publication Date Title
CN106444505A (en) Multichannel synchronizing signal collection system
CN105790763A (en) Six-channel analog to digital conversion module based on PC104 bus
CN206863533U (en) A kind of generator excitation analog acquisition card based on PC104 buses
CN110048718B (en) Data acquisition card
CN203054048U (en) Touch and portable-type digital storage oscilloscope based on NIOS II platform
CN206975092U (en) A kind of Auto-Test System impedance voltage test device
CN201698207U (en) Analog quantity collecting module based on FPGA (Field Programmable Gate Array)
CN205068383U (en) Many channel data synchronous sampling system
CN108107773A (en) A kind of multichannel data acquisition system
CN111143261A (en) PCIE (peripheral component interface express) -based high-speed data acquisition system
CN110968001A (en) High-speed analog acquisition board card based on FPGA + MCU
CN100535679C (en) Digital type alternating current-direct current partial discharge detecting method and device
CN102937945B (en) The method of inter-chip interconnects line is reduced during a kind of stacked on top multiple chips
CN106802781B (en) Multichannel sound signal collection system based on ARM
CN103064316B (en) Synchronous denoising multichannel ultrasonic signal acquisition system
CN106531217B (en) FLASH device programming method and system for programmable logic device
CN103926861B (en) A kind of aircraft ammunition general purpose test equipment intelligence interface adapter
CN201781478U (en) Multichannel high-speed analog-digital conversion parallel processing card
CN103777625A (en) Generalized helicopter laboratory measurement and control system
CN203054072U (en) Corona current acquisition card based on USB bus
CN206741275U (en) High-speed data acquiring device based on FPGA
CN201184970Y (en) Embedded board for acquiring data of watercraft engine compartment
CN101625704B (en) Analog signal data compression processor
CN101483438B (en) High precision 16 bit D/A converter circuit based on CPU
CN205844534U (en) A kind of core pulse signal acquisition Apparatus and system

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180109