CN206649376U - One kind is applied in the road server PCH configuration structures of purley platforms eight - Google Patents
One kind is applied in the road server PCH configuration structures of purley platforms eight Download PDFInfo
- Publication number
- CN206649376U CN206649376U CN201720125912.0U CN201720125912U CN206649376U CN 206649376 U CN206649376 U CN 206649376U CN 201720125912 U CN201720125912 U CN 201720125912U CN 206649376 U CN206649376 U CN 206649376U
- Authority
- CN
- China
- Prior art keywords
- modules
- pch
- cpu
- backboard
- agreements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004891 communication Methods 0.000 claims abstract description 28
- 230000005540 biological transmission Effects 0.000 claims description 5
- 230000006870 function Effects 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Landscapes
- Small-Scale Networks (AREA)
Abstract
The utility model provides one kind and applied in the road server PCH configuration structures of purley platforms eight, including：Mainboard, mainboard are provided with four calculate nodes and backboard；Four calculate nodes are connected with backboard respectively, and four calculate nodes are connected with each other by backboard；BMC management modules, storage module, the first CPU are connected with PCH modules respectively, and PCH modules are communicated to connect with backboard using usb protocol；BMC management modules are connected by PHY modules with backboard；Connected between first CPU and the 2nd CPU using UPI agreements and PCIE protocol communications, first CPU four calculate nodes of motherboard design in 8 road server systems, freely can switch to 2 using UPI agreements and PCIE agreements and backboard connection communication by switch, 4,8 tunnels.
Description
Technical field
Server field is the utility model is related to, more particularly to one kind is applied and matched somebody with somebody in the road server PCH of purley platforms eight
Put structure.
Background technology
The PCH for the Purley platforms compatibility that Intel is newly released is LBG (Lewiburg) series, except being opened with traditional PCH
Outside machine and external I/O function, inside is also integrated with 10G networks can be directly by external I/O to interchanger, while also has
QAT (Quick Assist Technology) function, data can be encrypted and accelerate to play the mesh to processor Reduction of Students' Study Load
's.The signal that new LBG interacts with CPU does not only have DMI, while also X16 PCIE3.0 and optional X8PCIE 3.0.This
LBG compared with traditional PCH, itself also corresponds to a PCIE device in fact from the point of view of sample, and the FW of the PCIE device is equally existed
In Flash and BIOS is in different regions.
In high-end server design, four calculate nodes realize the design of 8 road servers by backboard QPI interconnections.Often
Individual calculate node has a PCH to be responsible for switching on and shutting down and just determined to external expansion IO, such PCH quantity by the quantity of calculate node
It is fixed.When 8 tunnel systems are opened, it is only necessary to a PCH, can so cause the waste of PCH resources on other computing board, only 8 tunnels
When being downgraded to 2 tunnel, the PCH of each calculate node can just make full use of.
The content of the invention
In order to overcome above-mentioned deficiency of the prior art, the utility model provides one kind and applied in the road of purley platforms eight clothes
Business device PCH configuration structures, including：Mainboard, mainboard are provided with four calculate nodes and backboard；
Four calculate nodes are connected with backboard respectively, and four calculate nodes are connected with each other by backboard；
Calculate node includes：Support plate, support plate are provided with PHY modules, BMC management modules, PCH modules, storage module, and first
CPU, the 2nd CPU, the first memory bar group, the second memory bar group；
BMC management modules, storage module, the first CPU are connected with PCH modules respectively, and PCH modules are assisted with backboard using USB
View communication connection；
BMC management modules are connected by PHY modules with backboard；Between first CPU and the 2nd CPU using UPI agreements and
PCIE protocol communications are connected, and the first CPU is assisted using UPI agreements and PCIE agreements and backboard connection communication, the 2nd CPU using UPI
View and PCIE agreements and backboard connection communication, the first memory bar group are connected with the first CPU, and the second memory bar group connects with the 2nd CPU
Connect.
Preferably, calculate node also includes：CPLD modules and for debugging calculate node internal module running status
XDP debugging modules.
Preferably, connected between the first CPU and PCH modules using DMI agreements and PCIE protocol communications.
Preferably, storage module uses at least two SSD hard disks, and PCIE agreements are used between storage module and PCH modules
Communication connection.
Preferably, BMC management modules use NCSI agreements, PCIE agreements, LPC agreements, usb protocol communication with PCH modules
Connection.
Preferably, BMC management modules are connected with PHY modules using RGMII protocol communications, and PHY modules use with backboard
SERDES mode data transfers.
Preferably, calculate node also includes：For the power module to power elements on overall calculation node；Power module
Provided with P12V pins.
As can be seen from the above technical solutions, the utility model has advantages below：
Not only there is the PCH modules that the utility model is newly released based on Intel traditional PCH to be responsible for switching on and shutting down and external IO
Function, while be internally integrated 10G networks and QAT functions, itself equipment equivalent to a PCIE, its FW exists and Flash
In.Communicated by PCIE and CPU.Motherboard design in the utility model in 8 road server systems four calculates section
Point, 2,4,8 tunnels freely can be switched to by switch.
Brief description of the drawings
In order to illustrate more clearly of the technical solution of the utility model, the required accompanying drawing used in description will be made below
Simply introduce, it should be apparent that, drawings in the following description are only some embodiments of the utility model, for this area
For those of ordinary skill, on the premise of not paying creative work, other accompanying drawings can also be obtained according to these accompanying drawings.
Fig. 1 is to apply the overall schematic in the road server PCH configuration structures of purley platforms eight；
Fig. 2 is calculate node schematic diagram.
Embodiment
It is specific below in conjunction with this to enable the purpose of this utility model, feature, advantage more obvious and understandable
Accompanying drawing in embodiment, the technical scheme in the utility model is clearly and completely described, it is clear that disclosed below
Embodiment is only the utility model part of the embodiment, and not all embodiment.Based on the embodiment in this patent, ability
All other embodiment that domain those of ordinary skill is obtained under the premise of creative work is not made, belong to this patent guarantor
The scope of shield.
The utility model provides one kind and applied in the road server PCH configuration structures of purley platforms eight, such as Fig. 1 and Fig. 2
It is shown, including：Mainboard 13, mainboard 13 are provided with four calculate nodes 12 and backboard 11；
Four calculate nodes 12 are connected with backboard 11 respectively, and four calculate nodes 12 are connected with each other by backboard 11；
Calculate node 12 includes：Support plate, support plate are provided with PCH modules 1, BMC management modules 2, PHY modules 4, storage module
The memory bar group 7 of 3, the first CPU5, the 2nd CPU6, first, the second memory bar group 8；
BMC management modules 2, storage module 3, the first CPU5 are connected with PCH modules 1 respectively, and PCH modules 1 are adopted with backboard 11
Communicated to connect with usb protocol；
BMC management modules 2 are connected by PHY modules 4 with backboard 11；Assisted between first CPU5 and the 2nd CPU6 using UPI
View and the connection of PCIE protocol communications, the first CPU5 are adopted using UPI agreements and PCIE agreements and the connection communication of backboard 11, the 2nd CPU6
It is connected with UPI agreements and PCIE agreements and the connection communication of backboard 11, the first memory bar group 7 with the first CPU5, the second memory bar group 8
It is connected with the 2nd CPU6.
PCH (platform controller Hub) is the integrated south bridge of an intel company.Calculate node 12 is also wrapped
Include：CPLD modules 9 and the XDP debugging modules 10 for debugging calculate node internal module running status.
Connected between first CPU5 and PCH modules 1 using DMI agreements and PCIE protocol communications.Storage module 3 is using at least
Two SSD hard disks, connected between storage module 3 and PCH modules 1 using PCIE protocol communications.BMC management modules 2 and PCH modules
1 uses NCSI agreements, PCIE agreements, LPC agreements, usb protocol communication connection.BMC management modules 2 and PHY modules 4 use
RGMII protocol communications connect, and PHY modules 4 use SERDES mode data transfers with backboard 11.Calculate node 12 also includes：With
The power module 20 of power elements on to overall calculation node；Power module 20 is provided with P12V pins.
First memory bar group 7 includes at least one memory bar, and the second memory bar group 8 includes at least one memory bar.
In the utility model, not only there is traditional PCH to be responsible for switching on and shutting down and externally for the PCH modules 1 newly released based on Intel
IO function, while be internally integrated 10G networks and QAT functions, itself equipment equivalent to a PCIE, its FW exist with
In Flash.Communicated by PCIE and CPU.Four meters of motherboard design in the utility model in 8 road server systems
Operator node, 2,4,8 tunnels freely can be switched to by switch.In the entire system, if user is it is desirable that 2 tunnels service
Device, then by the shared signal of each calculate node of switch cutoff, make the work of each calculate node independence, so each meter
The PCH modules of operator node are normal mode of operation.When user prepare open 8 road servers in, by switch make all meters
Operator node shares signal communication, while the PCH modules of only first calculate node are responsible for the start sequential of whole system, then
BIOS information is read to initialize the equipment of system.The PCH modules disabling of other three calculate nodes falls DMI functions, only
EPO (Endpoint Only) pattern of PCH modules is operated in, is no longer responsible for starting shooting sequential and reads BIOS, only in start
FW needed for loading 10G networks and QAT functions.So all PCH module resources can make full use of in the entire system, together
When add the quantity of external I/O device, lift the performance of whole system.
UPI:Ultra Path Interconnect are the interconnect high-speed agreements between the how individual CPU of intel.
PCIE:A kind of agreements of high-speed communication of Peripheral Component Interconnect Express.DMI:Direct
Media Interface are that intel simplifies a kind of communication protocol that PCIE is done.RGMII ReducedGigabit Media
A kind of network transmission protocols of Independent Interface.
SERDES SERializer (serializer)/DESerializer (deserializer) abbreviation is a kind of transmission means.
CPLD modules are PLD.LPC：A kind of low speed transmissions agreements of Low Pin Count.NCSI：Network
A kind of network transmission protocols of Controller Sideband Interface.BMC(Baseboard Management
Controller, baseboard management controller).PCIe is the EBI of a new generation, and X16, X8 are to represent the two-way processing speed of slot
Degree.I2C buses are used inside overall board.I2C buses (I2C bus, Inter-IC bus) are that a two two-way lines are continuous
Bus, there is provided the communication line between integrated circuit (ICs).
Claims (7)
1. one kind is applied in the road server PCH configuration structures of purley platforms eight, it is characterised in that including：Mainboard, set on mainboard
There are four calculate nodes and backboard；
Four calculate nodes are connected with backboard respectively, and four calculate nodes are connected with each other by backboard；
Calculate node includes：Support plate, support plate are provided with PHY modules, BMC management modules, PCH modules, storage module, the first CPU,
2nd CPU, the first memory bar group, the second memory bar group；
BMC management modules, storage module, the first CPU are connected with PCH modules respectively, and PCH modules are led to backboard using usb protocol
Letter connection；
BMC management modules are connected by PHY modules with backboard；Assisted between first CPU and the 2nd CPU using UPI agreements and PCIE
View communication connection, the first CPU using UPI agreements and PCIE agreements and backboard connection communication, the 2nd CPU using UPI agreements and
PCIE agreements and backboard connection communication, the first memory bar group are connected with the first CPU, and the second memory bar group is connected with the 2nd CPU.
2. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
Calculate node also includes：CPLD modules and the XDP debugging modules for debugging calculate node internal module running status.
3. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
Connected between first CPU and PCH modules using DMI agreements and PCIE protocol communications.
4. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
Storage module uses at least two SSD hard disks, is connected between storage module and PCH modules using PCIE protocol communications.
5. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
BMC management modules use NCSI agreements, PCIE agreements, LPC agreements, usb protocol communication connection with PCH modules.
6. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
BMC management modules are connected with PHY modules using RGMII protocol communications, and PHY modules use SERDES mode data with backboard
Transmission.
7. according to claim 1 apply in the road server PCH configuration structures of purley platforms eight, it is characterised in that
Calculate node also includes：For the power module to power elements on overall calculation node；Power module draws provided with P12V
Pin.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720125912.0U CN206649376U (en) | 2017-02-10 | 2017-02-10 | One kind is applied in the road server PCH configuration structures of purley platforms eight |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201720125912.0U CN206649376U (en) | 2017-02-10 | 2017-02-10 | One kind is applied in the road server PCH configuration structures of purley platforms eight |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206649376U true CN206649376U (en) | 2017-11-17 |
Family
ID=60283084
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201720125912.0U Active CN206649376U (en) | 2017-02-10 | 2017-02-10 | One kind is applied in the road server PCH configuration structures of purley platforms eight |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206649376U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108280002A (en) * | 2018-01-10 | 2018-07-13 | 郑州云海信息技术有限公司 | XDP and DCI mixing debugging interface hardware topologies in 8 road servers of one kind |
| CN108449191A (en) * | 2018-02-28 | 2018-08-24 | 郑州云海信息技术有限公司 | A kind of method, apparatus, the equipment of the opening and closing of control ten thousand mbit ethernets of PCH |
| CN108959158A (en) * | 2018-07-03 | 2018-12-07 | 郑州云海信息技术有限公司 | A kind of processor plate based on Whitley platform |
| TWI706258B (en) * | 2018-09-26 | 2020-10-01 | 廣達電腦股份有限公司 | A computing device |
| CN113645161A (en) * | 2021-07-28 | 2021-11-12 | 苏州浪潮智能科技有限公司 | Direct media interface bandwidth distributor and server |
-
2017
- 2017-02-10 CN CN201720125912.0U patent/CN206649376U/en active Active
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108280002A (en) * | 2018-01-10 | 2018-07-13 | 郑州云海信息技术有限公司 | XDP and DCI mixing debugging interface hardware topologies in 8 road servers of one kind |
| CN108280002B (en) * | 2018-01-10 | 2021-09-10 | 郑州云海信息技术有限公司 | XDP and DCI hybrid debugging interface hardware topological structure in 8-way server |
| CN108449191A (en) * | 2018-02-28 | 2018-08-24 | 郑州云海信息技术有限公司 | A kind of method, apparatus, the equipment of the opening and closing of control ten thousand mbit ethernets of PCH |
| CN108959158A (en) * | 2018-07-03 | 2018-12-07 | 郑州云海信息技术有限公司 | A kind of processor plate based on Whitley platform |
| TWI706258B (en) * | 2018-09-26 | 2020-10-01 | 廣達電腦股份有限公司 | A computing device |
| US10803008B2 (en) | 2018-09-26 | 2020-10-13 | Quanta Computer Inc. | Flexible coupling of processor modules |
| CN113645161A (en) * | 2021-07-28 | 2021-11-12 | 苏州浪潮智能科技有限公司 | Direct media interface bandwidth distributor and server |
| CN113645161B (en) * | 2021-07-28 | 2022-12-27 | 苏州浪潮智能科技有限公司 | Direct media interface bandwidth distributor and server |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN206649376U (en) | One kind is applied in the road server PCH configuration structures of purley platforms eight | |
| CN207367115U (en) | A kind of server master board and server based on Feiteng processor | |
| CN107278299B (en) | Method, apparatus and system for implementing secondary bus functionality via a reconfigurable virtual switch | |
| KR101686360B1 (en) | Control messaging in multislot link layer flit | |
| TWI621022B (en) | Implementing cable failover in multiple cable pci express io interconnections | |
| US8711153B2 (en) | Methods and apparatuses for configuring and operating graphics processing units | |
| TWI507979B (en) | Apparatus and method for integrating arm-based ips and computing device | |
| US11138083B2 (en) | Apparatuses and methods for a multiple master capable debug interface | |
| US8671236B2 (en) | Computer bus with enhanced functionality | |
| CN111901164B (en) | Adaptive control method, device, equipment and system of OCP NIC network card | |
| CN107111572B (en) | For avoiding the method and circuit of deadlock | |
| CN208188815U (en) | BMC module system | |
| CN109408455A (en) | A kind of artificial intelligence SOC processor chips | |
| WO2013048528A1 (en) | Packetizing jtag across industry standard interfaces | |
| US20080177912A1 (en) | Semiconductor integrated circuit and data processing system | |
| CN115550291B (en) | Switch reset system and method, storage medium, and electronic device | |
| CN111752607A (en) | System, apparatus and method for bulk register access in a processor | |
| WO2023121775A1 (en) | System, method, apparatus and architecture for dynamically configuring device fabrics | |
| TW201435600A (en) | System and method for integrating thunderbolt chipset to PCIe card | |
| CN209149302U (en) | A kind of artificial intelligence SOC processor chips | |
| CN216352292U (en) | Server mainboard and server | |
| CN110162502A (en) | A kind of server for realizing various configurations based on central processing unit | |
| CN213276462U (en) | Two-way server mainboard and two-way server | |
| CN211375594U (en) | Interface extension mechanism based on SW421 treater | |
| CN113434445A (en) | Management system and server for I3C to access DIMM |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |