CN206441428U - A kind of CPLD device experimentals Instructional Development system - Google Patents
A kind of CPLD device experimentals Instructional Development system Download PDFInfo
- Publication number
- CN206441428U CN206441428U CN201621334255.2U CN201621334255U CN206441428U CN 206441428 U CN206441428 U CN 206441428U CN 201621334255 U CN201621334255 U CN 201621334255U CN 206441428 U CN206441428 U CN 206441428U
- Authority
- CN
- China
- Prior art keywords
- cpld
- usb
- circuit
- transistor
- download
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Instructional Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The utility model discloses a kind of CPLD device experimentals Instructional Development system, including CPLD devices, USB download modules, input equipment, output equipment and Upper machine communication module, CPLD devices connect USB download modules, input equipment, output equipment respectively, the CPLD devices connect host computer by Upper machine communication module, the utility model novel in structural design, download can be programmed to the CPLD devices of different model, and integraty is stronger, it is easy to use, low cost, method is novel, and implementation condition is simple, practical.
Description
Technical field
The utility model is related to electronic information technical field, specially a kind of CPLD device experimentals Instructional Development system.
Background technology
CPLD is CPLD, is the device come out from PAL and GAL device developments, comparatively scale
Greatly, it is complicated, belong to large scale integrated circuit scope.A kind of be user according to respective need voluntarily constitutive logic function
Digital integrated electronic circuit.Its basic design method is by Integrated Development software platform, with the side such as schematic diagram, hardware description language
Method, generates corresponding file destination, code is sent in objective chip by download cable (" in system " is programmed), realization is set
The digital display circuit of meter.For CPLD device experimental Instructional Development systems, current many schools use chamber practical teaching
Platform, the platform uses very inconvenient, and is not easy to student's carrying, the strong influence learning interest of student.From
For another angle, Current electronic Information Technology Development is rapid, and experiment porch disposably puts into too high, and turnaround speed is slow.
Being scrapped when the experiment porch is, device have updated several generations, does not catch up with the trend of current technological development, is not suitable with new skill
Art enters the instructional objective of teaching link.
Utility model content
The purpose of this utility model is to provide a kind of CPLD device experimentals Instructional Development system, to solve above-mentioned background skill
The problem of being proposed in art.
To achieve the above object, the utility model provides following technical scheme:A kind of CPLD device experimentals Instructional Development system
System, including CPLD devices, USB download modules, input equipment, output equipment and Upper machine communication module, the CPLD devices point
Not Lian Jie USB download modules, input equipment, output equipment, the CPLD devices connect host computer by Upper machine communication module;
The USB download modules include usb interface module, USB and turn parallel machine interface module, download chip module, download interface module
And USB turns serial port module;The Upper machine communication module includes Transistor-Transistor Logic level shaping circuit, driving enhancing circuit, level conversion
Circuit;The Transistor-Transistor Logic level shaping circuit one terminates the Transistor-Transistor Logic level output port of CPLD devices, and the Transistor-Transistor Logic level shaping circuit is another
One termination level shifting circuit;The level shifting circuit connects host computer;The driving enhancing circuit on one side connects CPLD devices
Transistor-Transistor Logic level input port, the driving strengthens another termination level shifting circuit of circuit;The level shifting circuit and host computer
Between carry out two-way communication.
Compared with prior art, the beneficial effects of the utility model are:
(1) the utility model novel in structural design, can meet the basic studies target of student, and less investment, be easy to learn
Raw carrying study;For the generation of new device, the replacement can be updated to the development board with technology, and to Scientific Research in University Laboratory
For construction, too high input is not had;Download, and integraty can be programmed to the CPLD devices of different model simultaneously
Relatively strong, easy to use, low cost, method is novel, and implementation condition is simple, practical.
(2) the Upper machine communication module strong antijamming capability that the utility model is used, can reduce the number of host computer reading
Error between the data arrived according to CPLD units tests, improves operating efficiency.
Brief description of the drawings
Fig. 1 is the utility model structural representation;
Fig. 2 is Upper machine communication module theory diagram of the present utility model.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, the technical scheme in the utility model embodiment is carried out
Clearly and completely describe, it is clear that described embodiment is only a part of embodiment of the utility model, rather than whole
Embodiment.Based on the embodiment in the utility model, those of ordinary skill in the art are not under the premise of creative work is made
The every other embodiment obtained, belongs to the scope of the utility model protection.
Fig. 1-2 is referred to, the utility model provides a kind of technical scheme:A kind of CPLD device experimentals Instructional Development system,
Including CPLD devices 1, USB download modules 2, input equipment 3, output equipment 4 and Upper machine communication module 5, the CPLD devices 1
USB download modules 2, input equipment 3, output equipment 4 are connected respectively, and the CPLD devices 1 are connected by Upper machine communication module 5
Host computer 6;USB download modules 2 include usb interface module 7, USB and turn parallel machine interface module 8, download chip module 9, download
Interface module 10 and USB turn serial port module 11, and the USB download modules of use can be used for USB to download and logical available for serial ports
Letter, the multipurpose USB interface that can also be powered to brassboard.
CPLD devices are the core processors of experimental teaching development system, can complete the co-ordination with output equipment,
Such as display function, logic input function, and can be communicated with host computer, and the realization of CPLD device functions, are logical
Cross USB download modules to coordinate to complete, by USB download modules, the logic function of CPLD devices can be changed in real time.
In the present embodiment, Upper machine communication module 5 includes Transistor-Transistor Logic level shaping circuit 12, driving enhancing circuit 13, level and turned
Change circuit 14;The Transistor-Transistor Logic level shaping circuit 12 1 terminates the Transistor-Transistor Logic level output port 15 of CPLD devices, and the Transistor-Transistor Logic level is whole
Another termination level shifting circuit 14 of shape circuit 12;The level shifting circuit 14 connects host computer 6;The driving enhancing circuit 13
The Transistor-Transistor Logic level input port 16 of one termination CPLD devices, another termination level shifting circuit 14 of driving enhancing circuit 13;
Two-way communication is carried out between the level shifting circuit 14 and host computer 6, the Upper machine communication module that the utility model is used resists
Interference performance is strong, can reduce the error between the data that the data and CPLD units tests of host computer reading are arrived, improve work
Make efficiency.
The utility model novel in structural design, can meet the basic studies target of student, and less investment, be easy to student's
Carry study;For the generation of new device, the replacement can be updated to the development board with technology, and to University Laboratory Construction
For, too high input is not had;Simultaneously download can be programmed to the CPLD devices of different model, and integraty compared with
By force, easy to use, low cost, method is novel, and implementation condition is simple, practical.
While there has been shown and described that embodiment of the present utility model, for the ordinary skill in the art,
It is appreciated that these embodiments can be carried out in the case where not departing from principle of the present utility model and spirit a variety of changes, repaiies
Change, replace and modification, scope of the present utility model is defined by the appended claims and the equivalents thereof.
Claims (1)
1. a kind of CPLD device experimentals Instructional Development system, including CPLD devices (1), USB download modules (2), input equipment
(3), output equipment (4) and Upper machine communication module (5), it is characterised in that:The CPLD devices (1) connect USB downloads respectively
Module (2), input equipment (3), output equipment (4), the CPLD devices (1) connect upper by Upper machine communication module (5)
Machine (6);The USB download modules (2) include usb interface module (7), USB and turn parallel machine interface module (8), download chip dies
Block (9), download interface module (10) and USB turn serial port module (11);The Upper machine communication module (5) includes Transistor-Transistor Logic level
Shaping circuit (12), driving enhancing circuit (13), level shifting circuit (14);The Transistor-Transistor Logic level shaping circuit (12) one is terminated
The Transistor-Transistor Logic level output port (15) of CPLD devices, another termination level shifting circuit of Transistor-Transistor Logic level shaping circuit (12)
(14);The level shifting circuit (14) connects host computer (6);The driving enhancing circuit (13) one terminates the TTL of CPLD devices
Level input mouthful (16), another termination level shifting circuit (14) of driving enhancing circuit (13);The level conversion electricity
Two-way communication is carried out between road (14) and host computer (6).
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201621334255.2U CN206441428U (en) | 2016-12-02 | 2016-12-02 | A kind of CPLD device experimentals Instructional Development system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201621334255.2U CN206441428U (en) | 2016-12-02 | 2016-12-02 | A kind of CPLD device experimentals Instructional Development system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206441428U true CN206441428U (en) | 2017-08-25 |
Family
ID=59647491
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201621334255.2U Expired - Fee Related CN206441428U (en) | 2016-12-02 | 2016-12-02 | A kind of CPLD device experimentals Instructional Development system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206441428U (en) |
-
2016
- 2016-12-02 CN CN201621334255.2U patent/CN206441428U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103853642A (en) | Injection type simulation system for infrared digital image based on USB3.0 and method thereof | |
CN108304336A (en) | A kind of signal processing apparatus and method | |
CN201319226Y (en) | Embedded teaching experimental system | |
CN206441428U (en) | A kind of CPLD device experimentals Instructional Development system | |
CN112053615A (en) | Embedded experiment teaching system and teaching method | |
CN102928004B (en) | A kind of code device signal real time processing system and method | |
CN203133754U (en) | KVM board card based on server provided with CPCI framework | |
CN106327924A (en) | Intelligent classroom realization method and system | |
CN202584479U (en) | Multi-platform embedded teaching and development management system for educational purpose | |
CN206946317U (en) | A kind of control system of the double-core transfer robot of contest | |
CN201769456U (en) | Control card of laser marking machine | |
CN205943280U (en) | Biomedical transducer teaching experiment device | |
CN204480299U (en) | A kind of imictron interconnection system and adopt the neuron chip of this system | |
CN206133556U (en) | A computer central processing unit for teaching experiment | |
CN104021103A (en) | Serial port expansion device for embedded microprocessor | |
CN204595681U (en) | A kind of debugging board | |
CN201134098Y (en) | Data collecting card based on PXI bus | |
CN204406394U (en) | USB and ADC interface multiplexing circuit | |
CN201812417U (en) | Mechanical electronic signal detection processing EDA (Electronic Design Automation) comprehensive experiment box | |
CN204946415U (en) | A kind of computer hardware Course integration experiment porch | |
CN203561978U (en) | Data collector with improved structure | |
Tong et al. | Multi-source remote sensing image big data classification system design in cloud computing environment | |
CN206946788U (en) | A kind of novel electron technology experiment system based on MCU | |
CN201444302U (en) | SOC chip with pin capable of being configured | |
CN104915313A (en) | FMC board card for realizing level transformation by using FPGA (field programmable gate array) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170825 Termination date: 20171202 |