CN205986787U - Remove high linearity sine wave generator that clock multiplier was followed - Google Patents
Remove high linearity sine wave generator that clock multiplier was followed Download PDFInfo
- Publication number
- CN205986787U CN205986787U CN201620893492.6U CN201620893492U CN205986787U CN 205986787 U CN205986787 U CN 205986787U CN 201620893492 U CN201620893492 U CN 201620893492U CN 205986787 U CN205986787 U CN 205986787U
- Authority
- CN
- China
- Prior art keywords
- voltage output
- output point
- switch
- clock
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Measuring Fluid Pressure (AREA)
Abstract
The utility model relates to a remove high linearity sine wave generator that clock multiplier was followed, divider resistance including reference voltage input, earthing terminal, full difference amplifier and a plurality of series connection, still include not door and the counter be connected with outside clock signal, with the seed logic generator that the counter is connected, with the shift register that seed logic generator is connected, shift register's clock signal input with the output of door is not connected, does shift register pass through logic switch and controls positive switch of 1+H and N+1 in proper order H burden switch is opened, and H is less than or equal to N and more than or equal to 0's integer, so that full difference amplifier output sine wave. Adopt the utility model discloses, can solve the low problem poor with the linearity of frequency stability.
Description
【Technical field】
This utility model is related to electronic circuit, the high linearity sine-wave generator more particularly, to followed except clock multiplier.
【Background technology】
Sine-wave generator can be used for a lot of fields, such as sensor carrier wave demodulation, communication reference oscillator etc..Should at these
With, on field, the stability of frequency and the linearity are the most important parameters of sine-wave generator, directly determine application system
Performance.Sine-wave generator (shown in Fig. 1) generally used now, this output frequency becomes to the discordance of resistance and electric capacity and temperature
The impact changed is very big, so being unable to reach the state of frequency stable.This linearity be also affected by operational amplifier impact and no
Method improves.If necessary to Frequency output, capacitance needs very big, leads to area very big, severe one cannot basis in chip
And must be external.
【Utility model content】
For solving foregoing problems, the utility model proposes a kind of small volume and can produce low frequency sine wave except clock times
The high linearity sine-wave generator that number is followed.
For reaching object defined above, this utility model adopts the following technical scheme that：The high linearity followed except clock multiplier is just
String wave producer is it is characterised in that include reference voltage input, the partial pressure of earth terminal, fully-differential amplifier and multiple series connection
Resistance, described divider resistance includes zero resistance to N+2 resistance, one end of described zero resistance and described reference voltage input
End connects, and described N+2 resistance is connected with earth terminal, is respectively equipped with first voltage output point and the between the plurality of divider resistance
N+1 voltage output point；
Described first voltage output point to N+1 voltage output point passes through a filter capacitor ground connection respectively；Described first
Voltage output o'clock is just being switched by one respectively to N+1 voltage output point and is being connected with the anode of described fully-differential amplifier, institute
State and just switch as N+1；Described first voltage output point and to N+1 voltage output point pass through respectively a negative switch with described
The negative terminal of fully-differential amplifier connects, and described negative switchs as N+1；
Also include：The not door being connected with external timing signal and enumerator, the seed logic being connected with described enumerator is sent out
Raw device, the shift register being connected with described seed logic generator, the clock signal input terminal of described shift register and institute
The outfan stating not door connects；
Described shift register controls 1+H just switching by logic switch successively and N+1-H bears switch and opens, and H is
Integer less than or equal to N and more than or equal to 0, so that described fully-differential amplifier sine wave output.
First preferred version of the present utility model is：Also include the wave filter being connected with described fully-differential amplifier, be used for
Remove clock bur.
Second preferred version of the present utility model is：Described enumerator is the N-bit counter with reset function.
This utility model possesses following technique effect：Frequency stability and high linearity can be improved.Sine wave output frequency
Followed by the punctual clock of input except multiple (N).N multiple can be any integer such as 8,10,12,16 etc..N multiple gets over high linearity
Better.Input clock just can reach very stable frequency with common crystal oscillator, is not also acted upon by temperature changes.This reality
Simple with new design and realization, invent for integrated circuit (IC) system internal module, in any integrated circuit technology
On can realize, not there is a problem of that area is big or cannot be integrated.This utility model achieves fully differential output, can be institute
Some even slopes remove, and more improve the linearity.
These features of the present utility model and advantage will be detailed in following specific embodiment, accompanying drawing exposure.
【Brief description】
Below in conjunction with the accompanying drawings this utility model is described further：
First of the high linearity sine-wave generator that Fig. 1 follows except clock multiplier for this utility model embodiment 1
Divide theory diagram.
Second of the high linearity sine-wave generator that Fig. 2 follows except clock multiplier for this utility model embodiment 1
Divide theory diagram.
The 3rd of the high linearity sine-wave generator that Fig. 3 follows except clock multiplier for this utility model embodiment 1
Divide theory diagram.
The use field of the high linearity sine-wave generator that Fig. 4 follows except clock multiplier for this utility model embodiment 2
Scape schematic diagram.
【Specific embodiment】
The technical scheme of this utility model embodiment is explained with reference to the accompanying drawing of this utility model embodiment and
Illustrate, but following embodiment is only preferred embodiment of the present utility model, and not all.Based on the embodiment in embodiment,
Those skilled in the art's obtained other embodiment on the premise of not making creative work, broadly falls into of the present utility model
Protection domain.
Embodiment 1.
Referring to Fig. 1, Fig. 2 and Fig. 3, a kind of high linearity sine-wave generator followed except clock multiplier, including benchmark electricity
Pressure input Vref, the divider resistance of earth terminal, fully-differential amplifier and multiple series connection, divider resistance includes zero resistance R0、
First resistor R1, second resistance R2... N+2 resistance Rn+2, zero resistance R0One end be connected with reference voltage input, N
+ 2 resistance Rn+2Resistance is connected with earth terminal, is respectively equipped with first voltage output point V between multiple divider resistances1, second voltage output
Point V2 ... N+1 voltage output point VN+1.Wherein, first voltage output point is located at zero resistance R0With first resistor R1Between, with
The set location that this analogizes N+1 voltage output point is between two divider resistances.
As Fig. 2, first voltage output point V1To N+1 voltage output point VN+1Pass through a filter capacitor ground connection respectively, this
Place, filter capacitor has N+1, respectively C1、C2……CN+1；First voltage output point passes through respectively to N+1 voltage output point
One anode V just switching with fully-differential amplifierinpConnect, just switching as N+1, respectively SP1、SP2……SPN+1；First
Voltage output point V1And to N+1 voltage output point VN+1Pass through the negative terminal V of a negative switch and fully-differential amplifier respectivelyinnEven
Connect, bear switch for N+1, respectively SN1、SN2……SNN+1；
Except the high linearity sine-wave generator that clock multiplier is followed also includes：It is connected with external timing signal Clock
Not door NOT and the N-bit counter with reset function, the seed logic generator being connected with N-bit counter, send out with seed logic
The shift register that raw device connects, the clock signal input terminal of shift register is connected with the outfan of not door；Shift register
Control 1+H just switching successively by logic switch and N+1-H bears switch and opens, H is less than or equal to N and to be more than or equal to 0
Integer, so that fully-differential amplifier sine wave output.The numerical value of H is in the high linearity sine-wave generator followed except clock multiplier
Work process in, incremented by successively or successively decrease as the case may be.
Except the high linearity sine-wave generator that clock multiplier is followed also includes the wave filter that is connected with fully-differential amplifier,
For removing clock bur.
Based on aforementioned circuit, specific workflow is as follows：
The function of having the N-bit counter of reset function is the clock output frequency realized except multiple clock.Seed logic
The function of generator is to generate first carry digit signal D to shift register1.The function of shift register is according to displacement
Signal only allows one of just switch (S being connected with fully-differential amplifier anodeP1～SPN+1) open and one of and entirely poor
Divide the negative switch (S that amplifier negative terminal connectsP1～SPN+1) open.The function of door NOT is not that external timing signal Clock is corresponded to
Negative master clock Clock supply shift register displacement.
The function of multiple logic switches is that the signal of shift register output is only realized with clock generation logic relation
One of them is allowed just to switch (SP1～SPN+1) open and one of negative switch (SP1～SPN+1) open.Just switch (SP1～SPN+1)
Function be, if this switch cuts out, the voltage output point connecting its one end is connected to the anode of fully-differential amplifier
VinpIf the anode V being switched off the voltage output point and fully-differential amplifier connecting its one end opened by this switchinpConnection.
Negative switch (SP1～SPN+1) function be if this switch close if connect its one end voltage output point be connected to entirely poor
Divide the negative terminal V of amplifierinnIf this negative switch opens the voltage output point being switched off connecting its one end and fully-differential amplifier
Negative terminal VinnConnection.
Filter capacitor (C1～CN+1)Function be provide this connection sine wave signal voltage node filtering, stablize this section
The voltage of point and provide the switch when connecting this node to close required moment electric charge, reduces switch and closes and caused by opening
Clock bur.Divider resistance (R0～RN+1) function mostly important, the design of each this resistance value is to be believed according to sine wave
That number function is calculated it is achieved that real sine wave signal voltage, determine the output electricity of each voltage output point
Pressure, greatly improves the linearity of sine-wave generator output.The function of fully-differential amplifier is the just switch (S per periodP1~
SPN+1) and negative switch (SP1～SPN+1) voltage that comes of sampling subtracts each other and then amplify.Amplify voltage just pass through wave filter because
Switch cuts out and opens the clock bur causing to removal.
The clock that external timing signal Clock connects the N-bit counter having reset function inputs Clk and not door NOT
Input.The reset terminal Rst having the N-bit counter of reset function connects reset signal Reset.N position exports (Q1～QN) be connected to
Seed logic generator.After completing N counting, seed logic generator will generate and export seed signal D1Post to displacement
Storage.Shift register is realized shifting according to the negative master clock signal Clockn that not door NOT output is given.Not door NOT input
Connect external timing signal Clock.Enter seed signal D of shift register1With the shift signal (D shifting out2～D2N)
【2N is the number of 2xN】Connect respective logic switch, and generate logical relation to control and each patrol with external timing signal Clock
Collect the enable of the switch that switch output connects.
For example:
Seed signal D1Generate logical relation to control the 1st just switching S with external timing signal ClockP1；
Shift signal D2With shift signal D2NGenerate logical relation to control the 2nd just to switch with external timing signal Clock
SP2；
Shift signal DN-1With shift signal DN+1Generate logical relation to control N just to open with external timing signal Clock
Close SPN；
Shift signal DNGenerate logical relation to control N+1 just switching S with external timing signal ClockPN+1；
Shift signal DNGenerate logical relation to control the 1st negative switch S with external timing signal ClockN1；
Shift signal DN-1With shift signal DN+1Generate logical relation to control second negative to open with external timing signal Clock
Close SN2；
Shift signal D2With shift signal D2NGenerate logical relation to control N to bear switch with external timing signal Clock
SNN；
Seed signal D1Generate logical relation to control N+1 to bear switch S with external timing signal ClockNN+1Etc..
Embodiment 2.
Referring to Fig. 4, to the high linearity followed except clock multiplier just input a clock signal stablizing frequency from crystal oscillator
String wave producer.Except the time clock tracking that the high linearity sine-wave generator that clock multiplier is followed produces difference output stablizes frequency
To the substrate of sensor, anode exports V to sine wave signaloutpConnect the upper substrate V of sensorst, negative terminal output VoutnConnect and pass
The infrabasal plate V of sensorsb【Connection can also export V for anode in turnoutpConnect the infrabasal plate V of sensorsb, negative terminal output
VoutnConnect the upper substrate V of sensorst】.The middle substrate V of sensorctrConnect the negative terminal input of front-end amplifier, connect feedback
Electric capacity CfOne end, is connected to feedback resistance RfOne end.The anode input of front-end amplifier connects simulation ground or power supply ground.Front end
The output of amplifier connects feedback capacity CfThe other end, be connected to feedback resistance RfThe other end.
The above, specific embodiment only of the present utility model, but protection domain of the present utility model does not limit to
In this, it is familiar with this those skilled in the art and should be understood that this utility model includes but is not limited to accompanying drawing and specific embodiment party above
Content described in formula.Any modification without departing from function and structure principle of the present utility model is intended to be included in claims
Scope in.
Claims (3)
1. the high linearity sine-wave generator followed except clock multiplier is it is characterised in that include reference voltage input, ground connection
The divider resistance of end, fully-differential amplifier and multiple series connection, described divider resistance includes zero resistance to N+2 resistance, described
One end of zero resistance is connected with described reference voltage input, and described N+2 resistance is connected with earth terminal, the plurality of partial pressure
It is respectively equipped with first voltage output point and N+1 voltage output point between resistance；
Described first voltage output point to N+1 voltage output point passes through a filter capacitor ground connection respectively；Described first voltage
Output point is just being switched by one respectively to N+1 voltage output point and is being connected with the anode of described fully-differential amplifier, described just
Switch as N+1；Described first voltage output point and to pass through a negative switch respectively to N+1 voltage output point entirely poor with described
The negative terminal of point amplifier connects, and described negative switchs as N+1；
Also include：The not door being connected with external timing signal and enumerator, the seed logic generator being connected with described enumerator,
The shift register being connected with described seed logic generator, the clock signal input terminal of described shift register and described not door
Outfan connect；
Described shift register controls described 1+H just switching by logic switch successively and N+1-H bears switch and opens, and H is
Integer less than or equal to N and more than or equal to 0, so that described fully-differential amplifier sine wave output.
2. the high linearity sine-wave generator followed except clock multiplier according to claim 1 it is characterised in that：Also include
The wave filter being connected with described fully-differential amplifier, for removing clock bur.
3. the high linearity sine-wave generator followed except clock multiplier according to claim 1 it is characterised in that：Described meter
Number device is the N-bit counter with reset function.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620893492.6U CN205986787U (en) | 2016-08-16 | 2016-08-16 | Remove high linearity sine wave generator that clock multiplier was followed |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620893492.6U CN205986787U (en) | 2016-08-16 | 2016-08-16 | Remove high linearity sine wave generator that clock multiplier was followed |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205986787U true CN205986787U (en) | 2017-02-22 |
Family
ID=58030933
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620893492.6U Active CN205986787U (en) | 2016-08-16 | 2016-08-16 | Remove high linearity sine wave generator that clock multiplier was followed |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205986787U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106452365A (en) * | 2016-08-16 | 2017-02-22 | 嘉兴市纳杰微电子技术有限公司 | High linearity sine wave generator followed by clock multiplier dividing |
-
2016
- 2016-08-16 CN CN201620893492.6U patent/CN205986787U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106452365A (en) * | 2016-08-16 | 2017-02-22 | 嘉兴市纳杰微电子技术有限公司 | High linearity sine wave generator followed by clock multiplier dividing |
| CN106452365B (en) * | 2016-08-16 | 2023-08-18 | 嘉兴市纳杰微电子技术有限公司 | High linearity sine wave generator followed by divided clock multiple |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101197531B (en) | Capacity controlled numerical frequency modulation circuit | |
| TW201702850A (en) | Capacitive fingerprint sensor with integrator | |
| TW201721388A (en) | Capacitive fingerprint sensor | |
| CN106100293B (en) | current detection circuit and piezoelectric rectifier applied to piezoelectric rectifier | |
| CN104460803B (en) | Bandgap Reference Voltage Generation Circuit | |
| CN103888147B (en) | A kind of transformation from serial to parallel change-over circuit and converter and converting system | |
| CN106921364A (en) | The filter of mobile data acquisition device | |
| CN205986787U (en) | Remove high linearity sine wave generator that clock multiplier was followed | |
| CN103491320B (en) | Image sensing circuit and method | |
| CN105116182B (en) | For measuring the sine wave generation circuit of resistance, method and storage battery tester | |
| CN109282856A (en) | It is a kind of while detecting temperature/voltage/current signal single-chip sensor | |
| CN203519723U (en) | Wide range DC electric energy meter | |
| CN108020727A (en) | A kind of capacitance-voltage conversion circuit | |
| CN205986786U (en) | Take advantage of high linearity sine wave generator that clock multiplier followed | |
| CN104506785B (en) | Simulation accumulator applied to TDI type cmos image sensors | |
| CN109787631A (en) | A kind of millimeter wave analog sampling front-end circuit | |
| CN106452365A (en) | High linearity sine wave generator followed by clock multiplier dividing | |
| CN103077258B (en) | High-speed synchronous data acquiring card | |
| Bui et al. | High-speed differential frequency-to-voltage converter | |
| CN106656048A (en) | High-linearity sine-wave generator with multiplying clock multiple following | |
| CN204882646U (en) | A sinusoidal wave circuit and storage battery tester of producing for measuring resistance | |
| CN204272277U (en) | Analog Accumulator Applied to TDI Type CMOS Image Sensor | |
| CN209151132U (en) | A kind of clock signal missing detecting circuit | |
| CN207283515U (en) | Digital bit increasing device | |
| CN202889308U (en) | High-precision oscillator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |