CN204272277U - Be applied to the simulation accumulator of TDI type cmos image sensor - Google Patents
Be applied to the simulation accumulator of TDI type cmos image sensor Download PDFInfo
- Publication number
- CN204272277U CN204272277U CN201420825842.6U CN201420825842U CN204272277U CN 204272277 U CN204272277 U CN 204272277U CN 201420825842 U CN201420825842 U CN 201420825842U CN 204272277 U CN204272277 U CN 204272277U
- Authority
- CN
- China
- Prior art keywords
- feedback capacitor
- positive feedback
- operational amplifier
- positive
- accumulator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Abstract
The utility model relates to integrated circuit (IC) design field, for realizing the compensation on the impact that parasitism brings, increasing substantially the effectively cumulative progression of accumulator, increase area and the power consumption of circuit simultaneously with exceeding.For this reason, the technical scheme that the utility model is taked is, be applied to the simulation accumulator of TDI type cmos image sensor, comprise operational amplifier, N+1 level integrator, sampling switch, integral restrictor, also comprise two positive feedback capacitor, a positive feedback capacitor is connected between the positive input terminal of operational amplifier and positive output end, and another positive feedback capacitor is connected between the negative input end of operational amplifier and negative output terminal.The utility model is mainly used in integrated circuit (IC) design.
Description
Technical field
The utility model relates to integrated circuit (IC) design field, particularly simulates implement device and the method for the parasitism of accumulator in a kind of compensation CMOS type TDI imageing sensor.Specifically, the simulation accumulator being applied to TDI type cmos image sensor is related to
Background technology
Time delay integration (TDI) imageing sensor is a kind of special unicursal graph image-position sensor.Relative to common unicursal graph image-position sensor, TDI imageing sensor is by adding up to the multi collect of same object and N time of picture element signal, and because signal adds N doubly in cumulative process, and noise adds in cumulative process
doubly, so output image signal to noise ratio (SNR) improves
doubly.Therefore, TDI imageing sensor in high translational speed, when Low light intensity, can obtain the output image of low noise.
Early stage TDI imageing sensor realizes mainly through ccd image sensor, this be due to ccd image sensor can realize electric charge noiseless add up.But because CCD technology adopts high voltage to realize, be difficult to picture element signal treatment circuit integrated, and along with the development of CMOS technology, MOS device is at noise, dark current, the fermentation such as photoresponse achieves significant progress, adopts CMOS technology to realize TDI imageing sensor (TDI CIS) and starts to be studied widely.
Realize the TDI CIS cumulative to pixel at voltage domain, along with the lifting of cumulative progression, be not only subject to the impact of circuit noise, simultaneously also limit by circuit parasitic.Due to the impact of integrator itself parasitism, idle integrator can not disconnect from the input/output bus of operational amplifier completely, and exists with the form of little parasitic capacitance.For the impact that parasitism brings, can be interpreted as intuitively when each integration, parasitic capacitance carry, at amplifier input/output terminal, forms negative feedback, reduces storage effect, thus reduces cumulative effects, inhibits the lifting of effectively cumulative progression.
Summary of the invention
For overcoming the deficiencies in the prior art, realizing the compensation on the impact that parasitism brings, increasing substantially the effectively cumulative progression of accumulator, increase area and the power consumption of circuit simultaneously with exceeding.For this reason, the technical scheme that the utility model is taked is, be applied to the simulation accumulator of TDI type cmos image sensor, comprise operational amplifier, N+1 level integrator, sampling switch, integral restrictor, also comprise two positive feedback capacitor, a positive feedback capacitor is connected between the positive input terminal of operational amplifier and positive output end, and another positive feedback capacitor is connected between the negative input end of operational amplifier and negative output terminal.
Positive feedback capacitor structure specifically comprises: three positive feedback capacitor that capacitance exponentially changes respectively connect a switch up and down, by the whether conducting of correcting code control switch, decides electric capacity whether place in circuit; Correcting code is produced by three digit counters, this counter is realized by three d type flip flop cascades, the clock end Clk of data terminal D and next stage d type flip flop is returned in the anti-phase Qn reversal connection of each d type flip flop output, the input of first order d type flip flop is controlled by Cal.Bit, and final output is the output Q of all d type flip flops.
Compared with the prior art, technical characterstic of the present utility model and effect:
In existing simulation accumulator, the existence of integrator itself parasitism will suppress the lifting of the effectively cumulative progression of simulation accumulator.Add positive feedback, on the basis of operation principle not changing simulation accumulator, the compensation to integrator itself parasitism can be realized, thus significantly promote the effectively cumulative progression of simulation accumulator.Compared with existing simulation accumulator, the method structure proposed is simple, does not increase too much area and power consumption.
Accompanying drawing explanation
The structure chart of the simulation accumulator that Fig. 1 proposes for the utility model.
The sequential chart of the simulation accumulator that Fig. 2 proposes for the utility model.
The physical circuit of Fig. 3 positive feedback capacitor.
Embodiment
The utility model improves the simulation accumulator be applied in TDI CIS, by adding the compensation of positive feedback capacitor realization on the impact that parasitism brings.It can increase substantially the effectively cumulative progression of accumulator, increases area and the power consumption of circuit with exceeding simultaneously.
The structure chart of the simulation accumulator that Fig. 1 proposes for the utility model, comprises operational amplifier, N+1 level integrator, sampling switch, integral restrictor and positive feedback capacitor, and by time oversampling technique, the picture element signal that can realize N level adds up.Operational amplifier adopts fully differential structure to realize, and sampling capacitance connects the input of sampling switch clk1, integral restrictor clk2 and operational amplifier, and clk1 is connected to picture element signal or bias voltage simultaneously.Another sampling switch clk1 ' is connected across the input/output terminal of operational amplifier.Every one-level integrator is made up of four integral restrictors, two integrating capacitors, two reset switches.Integrating capacitor is connected to the input/output terminal of operational amplifier by two integral restrictor I and I '.In order to realize resetting, reset switch Reset connects amplifier input and integrating capacitor bottom crown, and reset switch Reset ' connects the top crown of two integrating capacitors.In order to realize the compensation to parasitism, the positive input terminal of a positive feedback capacitor concatenation operation amplifier and positive output end, the negative input end of a concatenation operation amplifier and negative output terminal.Due to the existence of positive feedback capacitor, by formation positive feedback path when accumulator is in integration phase, corresponding with the negative feedback path that parasitic capacitance is formed, when the negative feedback electric capacity that positive feedback capacitor and parasitic capacitance are formed is identical, the impact that parasitism brings will be cancelled completely.
Fig. 2 proposes by the utility model the sequential chart of simulating accumulator.During this arrangement works, the operating state of every one-level integrator can be divided into: reseting stage, sample phase and integration phase.
Reseting stage: clk1, clk1 ', Reset and Reset ' close, I and I ' disconnect.Clk1 ' is for the voltage of the amplifier input/output terminal that resets, and clk1 is used for sampled input voltage, and now, amplifier imbalance is stored in sampling capacitance, eliminates to realize imbalance.Reset and Reset ', for eliminating the electric charge in integrating capacitor, realizes the reset to integrating capacitor.
Sample phase: clk1 and clk1 ' closes, Reset, Reset ' I and I ' disconnection.Clk1 ' is for the voltage of the amplifier input/output terminal that resets, and clk1 is used for sampled input voltage.
Integration phase: for the integration phase of xth level integrator, clk1, clk1 ', Resetx and Resetx ' disconnect, clk2, Ix and Ix ' are closed.Clk2, Ix and Ix ' form integrating network, by the Charger transfer in sampling capacitance in integrating capacitor.
For realizing the adjustment to positive feedback capacitor size, whether can access positive feedback path by the electric capacity of the different size of switch control rule and realizing.Fig. 3 is the physical circuit of positive feedback capacitor.Wherein, three positive feedback capacitor that capacitance exponentially changes respectively connect a switch up and down, by the whether conducting of correcting code control switch, decide electric capacity whether place in circuit.Correcting code is produced by three digit counters, and this counter is realized by three d type flip flop cascades, the anti-phase Q of each d type flip flop output
nthe clock end Clk of data terminal D and next stage d type flip flop is returned in reversal connection, and the input of first order d type flip flop is controlled by Cal.Bit, and final output is the output Q of all d type flip flops.When Cal.Bit transmission primaries rising edge, counter results+1, thus complete the change to correcting code.By observing the imaging effect of cumulative curve of output or designed TDI imageing sensor, regulating correcting code, the compensation to parasitism can be completed, realize best cumulative effects or image quality.
For making the purpose of this utility model, technical scheme and advantage more clear, provide the specific descriptions of the utility model execution mode below in conjunction with example.For the simulation accumulator of 128 grades, the operation principle of brief discussion accumulator.The 1st integrator is completed to the sampling of the 1st pixel and integration within the 1st cycle, the 2nd integrator is completed to the sampling of the 2nd pixel and integration in 2nd cycle, until complete the 128th integrator in the 128th cycle to the sampling of the 128th pixel and integration, the 129th integrator is completed to the sampling of the 1st pixel and integration in last 129th cycle, now, the operation in the transit time is completed.
For the control of Cal.Bit, mainly be the linearity regulating accumulation curve, if realize accumulator separately, correcting code can be regulated by the linearity of the curve of output observing accumulator, and for complete TDI imageing sensor, correcting code can be regulated from 0, output image SNR will promote gradually, when SNR starts before decline, previous correcting code is best correcting code.
Claims (2)
1. one kind is applied to the simulation accumulator of TDI type cmos image sensor, comprise operational amplifier, N+1 level integrator, sampling switch, integral restrictor, it is characterized in that, also comprise two positive feedback capacitor, a positive feedback capacitor is connected between the positive input terminal of operational amplifier and positive output end, and another positive feedback capacitor is connected between the negative input end of operational amplifier and negative output terminal.
2. be applied to the simulation accumulator of TDI type cmos image sensor as claimed in claim 1, it is characterized in that, positive feedback capacitor structure is specially, three positive feedback capacitor that capacitance exponentially changes respectively connect a switch up and down, by the whether conducting of correcting code control switch, decide electric capacity whether place in circuit; Correcting code is produced by three digit counters, and this counter is realized by three d type flip flop cascades, the anti-phase Q of each d type flip flop output
nthe clock end Clk of data terminal D and next stage d type flip flop is returned in reversal connection, and the input of first order d type flip flop is controlled by Cal.Bit, and final output is the output Q of all d type flip flops.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420825842.6U CN204272277U (en) | 2014-12-21 | 2014-12-21 | Be applied to the simulation accumulator of TDI type cmos image sensor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420825842.6U CN204272277U (en) | 2014-12-21 | 2014-12-21 | Be applied to the simulation accumulator of TDI type cmos image sensor |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204272277U true CN204272277U (en) | 2015-04-15 |
Family
ID=52807122
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420825842.6U Expired - Fee Related CN204272277U (en) | 2014-12-21 | 2014-12-21 | Be applied to the simulation accumulator of TDI type cmos image sensor |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204272277U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104506785A (en) * | 2014-12-21 | 2015-04-08 | 天津大学 | Analog accumulator applied to TDI (time delay integral)-type CMOS (complementary metal-oxide-semiconductor transistor) image sensor |
| CN110233964A (en) * | 2019-05-29 | 2019-09-13 | 天津大学 | A kind of anti-shaking method applied to TDI cmos image sensor |
-
2014
- 2014-12-21 CN CN201420825842.6U patent/CN204272277U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104506785A (en) * | 2014-12-21 | 2015-04-08 | 天津大学 | Analog accumulator applied to TDI (time delay integral)-type CMOS (complementary metal-oxide-semiconductor transistor) image sensor |
| CN104506785B (en) * | 2014-12-21 | 2017-09-29 | 天津大学 | Simulation accumulator applied to TDI type cmos image sensors |
| CN110233964A (en) * | 2019-05-29 | 2019-09-13 | 天津大学 | A kind of anti-shaking method applied to TDI cmos image sensor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104506785A (en) | Analog accumulator applied to TDI (time delay integral)-type CMOS (complementary metal-oxide-semiconductor transistor) image sensor | |
| CN103118236B (en) | A kind of dark current of image sensor device and compensation method | |
| CN102595060B (en) | Analog accumulator capable of implementing time delay integration (TDI) function inside complementary metal-oxide semiconductor (CMOS) image sensor | |
| KR20150017956A (en) | Image sensor with single-slope scheme using 2-step structure and multiple differential ramping up/down signal, processing the same, and image processing device having the image sensor | |
| US9710118B2 (en) | Semiconductor device and semiconductor system for producing noise differences between points of time | |
| CN108322199B (en) | Dynamic comparison method | |
| CN106092339A (en) | A kind of simulation counting circuit for single-photon detector | |
| CN104243867B (en) | The cmos image sensor and image-pickup method of the high high frame per second of pixel | |
| CN204272277U (en) | Be applied to the simulation accumulator of TDI type cmos image sensor | |
| CN103066989B (en) | Single power electric level shift circuit with digital filtering function | |
| CN103491324B (en) | The method of sampling of high speed global shutter image sensor pixel and picture element signal thereof | |
| CN104243860B (en) | The global shutter dot structure and control method of output signal voltage amplitude can be improved | |
| CN106470036A (en) | A kind of low-power consumption RSSI numeral adc circuit design | |
| CN102638248B (en) | Voltage type four-value Schmidt trigger circuit based on neuron MOS (Metal Oxide Semiconductor) tube | |
| US9130610B1 (en) | Transmission apparatus and transmission method | |
| CN102595062A (en) | Black light noise inhibition method of CMOS image sensor | |
| CN204272276U (en) | The parasitic insensitive simulation accumulator of cmos image sensor | |
| CN108736893A (en) | A kind of voltage time converter and method reducing parasitic capacitance and power supply influence | |
| CN102723953B (en) | A kind of Sigma-Delta modulator of variable type | |
| US8471755B1 (en) | Dynamic biasing in switched capacitor stages using frame capacitors | |
| CN104519286A (en) | Image sensor parasitism insensitiveness simulation accumulator and time sequence control method | |
| CN110174834A (en) | Low-power consumption time-to-digit converter | |
| CN110336965A (en) | Active pixel amplitude of oscillation expansion system and method for cmos image sensor | |
| CN104539292A (en) | Low-voltage high-speed sampling holding circuit | |
| CN104283569A (en) | Signal decoding circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150415 Termination date: 20161221 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |