CN205005034U - On off state latch circuit - Google Patents
On off state latch circuit Download PDFInfo
- Publication number
- CN205005034U CN205005034U CN201520732923.6U CN201520732923U CN205005034U CN 205005034 U CN205005034 U CN 205005034U CN 201520732923 U CN201520732923 U CN 201520732923U CN 205005034 U CN205005034 U CN 205005034U
- Authority
- CN
- China
- Prior art keywords
- flip
- state
- flop
- clock pulse
- type triode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000000630 rising effect Effects 0.000 claims abstract description 5
- 230000007306 turnover Effects 0.000 claims description 7
- 238000012544 monitoring process Methods 0.000 abstract 1
- 238000005516 engineering process Methods 0.000 description 4
- 238000007599 discharging Methods 0.000 description 2
- 238000001914 filtration Methods 0.000 description 1
Landscapes
- Electronic Switches (AREA)
Abstract
The application discloses on off state latch circuit, including non - locking switch, controllable power supply and JK trigger, wherein: the JK trigger keeps at clock pulse rising edge state, overturns at clock pulse falling edge state, non - locking switch one end ground connection, the other end insert the high level and the clock pulse input of JK trigger, controllable power supply's control termination latching the circuit switch state under effective monitoring cost's prerequisite, has been realized to the state output of JK trigger.
Description
Technical field
The utility model relates to electronic technology field, more particularly, relates to a kind of on off state latch cicuit.
Background technology
Circuit ON when non-lockup switch refers to and presses, the switch that circuit immediately disconnects when upspringing.Non-lockup switch usually and MCU (MicroControlUnit, micro-control unit) with the use of the latch realized contactor state, be specially: MCU controls circuit ON when detecting that non-lockup switch is pressed, and till keeping this on-state when non-lockup switch is pressed again.
But MCU cost is higher.
Utility model content
In view of this, the utility model provides a kind of on off state latch cicuit, with under the prerequisite that can effectively control cost, realizes the latch to contactor state.
A kind of on off state latch cicuit, comprises non-lockup switch, controllable electric power and JK flip-flop, wherein:
Described JK flip-flop keeps, at clock pulse trailing edge state turnover in clock pulse rising edge state;
Described non-lockup switch one end ground connection, the clock pulse input terminal of other end access high level and described JK flip-flop;
The state output end of JK flip-flop described in the control termination of described controllable electric power.
Optionally, described on off state latch cicuit also comprises: be connected to the filter circuit between described non-lockup switch and described JK flip-flop.
Wherein, described filter circuit comprises Schmidt trigger, and the input of described Schmidt trigger is connected with described non-lockup switch one end, and the output of described Schmidt trigger is connected with the clock pulse input terminal of described JK flip-flop.
Wherein, described controllable electric power is transistor switching circuit.
Wherein, described transistor switching circuit comprises DC power supply, PNP type triode and NPN type triode, concrete:
The emitter of described PNP type triode accesses described DC power supply, its collector electrode access load, and its base stage connects the collector electrode of described NPN type triode;
The base stage of described NPN type triode connects the output of described JK flip-flop, the grounded emitter of described NPN type triode.
As can be seen from above-mentioned technical scheme, output state clamper when the utility model is by discharging non-lockup switch is at high level, and the trailing edge brought when being pressed by non-lockup switch is as the trigger condition of JK flip-flop state turnover, described JK flip-flop keeps the state after upset until when non-lockup switch is pressed next time, achieves the latch to contactor state.Compared to prior art, the utility model achieves entire hardware control, and circuit structure is simple, uses device few, has greatly saved development cost.
Accompanying drawing explanation
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 is a kind of on off state latch cicuit structural representation disclosed in the utility model embodiment;
Fig. 2 is the utility model embodiment another on off state latch cicuit structural representation disclosed.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, be clearly and completely described the technical scheme in the utility model embodiment, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of the utility model protection.
See Fig. 1, the utility model embodiment discloses a kind of on off state latch cicuit, with under the prerequisite that can effectively control cost, realizes the latch to contactor state, comprises non-lockup switch SW, controllable electric power 100 and JK flip-flop 200, wherein:
The corresponding relation of the state of JK flip-flop 200 and the clock pulse of input is, keeps, at clock pulse trailing edge state turnover in clock pulse rising edge state;
The first end ground connection of non-lockup switch SW, its second termination enters the clock pulse input terminal of high level and JK flip-flop 200;
The state output end of the control termination JK flip-flop 200 of controllable electric power 100.
In order to more clearly describe the technical scheme in the utility model embodiment, first the operation principle of each building block is illustrated one by one below.
1) about non-lockup switch SW
When non-lockup switch SW presses, connect between its first end and the second end, now the output state of non-lockup switch SW is fixed as low level; When non-lockup switch SW upsprings, the connection between its first end and the second end disconnects thereupon, and now the output state of non-lockup switch SW is clamped at high level.
2) about JK flip-flop 200
JK flip-flop 200 inputs using the output of non-lockup switch SW as clock pulse, and adopt the connection that the J of JK flip-flop 200 holds, K end all connects high level, now only when the clock pulse inputted is trailing edge, the state of JK flip-flop 200 just upgrades, and the clock pulse inputted be rising edge, the clock pulse of input be the clock pulse of high level and input be low level time, the state of JK flip-flop 200 all remains unchanged.
3) about controllable electric power 100
Whether the power supply of controllable electric power 100 pairs of loads depends on the state of JK flip-flop 200, JK flip-flop 200 has two stable states, state is high level state, another is low level state, that is: when the state of JK flip-flop 200 is high level, controllable electric power 100 pairs of load supplyings, when the state of JK flip-flop 200 is low level, controllable electric power 100 stops load supplying; Or when the state of JK flip-flop 200 is low level, controllable electric power 100 pairs of load supplyings, when the state of JK flip-flop 200 is high level, controllable electric power 100 stops load supplying.
Controllable electric power 100 can adopt transistor switching circuit.One is illustrate only when JK flip-flop 200 exports high level to load supplying in Fig. 1, the topological structure of the transistor switching circuit to load supplying is then stopped when JK flip-flop 200 output low level, it comprises DC power supply 101, PNP type triode Q1 and NPN type triode Q2, wherein:
The emitter access DC power supply 101 of PNP type triode Q1, its collector electrode access load, its base stage connects the collector electrode of NPN type triode Q2;
The base stage of NPN type triode Q2 connects the output of JK flip-flop 200, the grounded emitter of NPN type triode Q2.
When JK flip-flop 200 exports high level, NPN type triode Q2 conducting, PNP type triode Q1 is conducting with the conducting of NPN type triode Q2, and DC power supply 101 starts as load supplying; When JK flip-flop 200 output low level, NPN type triode Q2 turns off, and PNP type triode Q1 turns off with the shutoff of NPN type triode Q2, and DC power supply 101 stops as load supplying.
Below, in conjunction with the operation principle of each component parts, a complete elaboration is done to the operation principle of on off state latch cicuit disclosed in the utility model embodiment;
1), under initial condition, output state when non-lockup switch SW discharges is clamped at high level, and JK flip-flop 200 still keeps ortho states constant, corresponding, the output state of controllable electric power 100 also remains unchanged, and load condition can not change;
2) when non-lockup switch SW presses first, the output state of non-lockup switch SW transfers low level to by high level and keeps, only there is state turnover when the trailing edge of clock pulse arrives in JK flip-flop 200, corresponding, the output state of controllable electric power 100 also changes thereupon, and load condition is changed;
3) when non-lockup switch SW upsprings, the output state of non-lockup switch SW transfers high level to by low level and keeps, and the state of JK flip-flop 200 remains unchanged, corresponding, the output state of controllable electric power 100 also remains unchanged, and load condition can not change;
4) when non-lockup switch SW presses again, the output state of non-lockup switch SW transfers low level to by high level and keeps, JK flip-flop 200 is still only when the trailing edge of clock pulse arrives, state turnover occurs, corresponding, the output state of controllable electric power 100 also changes thereupon, and load condition is changed;
As can be seen here, state clamper when the present embodiment is by discharging non-lockup switch is at high level, and the trailing edge brought when being pressed by non-lockup switch is as the trigger condition of JK flip-flop output state flip, described JK flip-flop keeps the state after upset until when non-lockup switch is pressed next time, achieves the latch to contactor state.Compared to prior art, the present embodiment achieves entire hardware control, and circuit structure is simple, uses device few, has greatly saved development cost.
JK flip-flop 200 in the present embodiment can directly adopt existing chip, and being designed to of this existing chip periphery circuit well known to a person skilled in the art technology general knowledge, repeats no more herein.Pull-up resistor R1 ~ R4 shown in Fig. 1, electric capacity C1 ~ C3 belong to the composition device of this existing chip periphery circuit.
Alternatively, see Fig. 2, disclosed in the present embodiment, on off state latch cicuit also comprises: the filter circuit 400 of second end of the non-lockup switch SW of a termination, the clock pulse input terminal of another termination JK flip-flop 200, for the shake brought during the non-lockup switch SW of pressing and time delay are carried out filtering by filter circuit 400, obtain the square wave that edge is precipitous, input using this square wave as the clock pulse of JK flip-flop 200 more afterwards.
Wherein, filter circuit 400 can adopt input to connect the Schmidt trigger of second end of non-lockup switch SW, the clock pulse input terminal of output connection JK flip-flop 200, but does not limit to.Described Schmidt trigger similarly can directly adopt existing chip, and being designed to of this existing chip periphery circuit well known to a person skilled in the art technology general knowledge.Electric capacity C4 shown in Fig. 1 belongs to the composition device of this existing chip periphery circuit.
In sum, output state clamper when the utility model is discharged by non-lockup switch is at high level, and the trailing edge brought when being pressed by non-lockup switch is as the trigger condition of JK flip-flop state turnover, described JK flip-flop keeps the state after upset until when non-lockup switch is pressed next time, achieves the latch to contactor state.Compared to prior art, the utility model achieves entire hardware control, and circuit structure is simple, uses device few, has greatly saved development cost.
In this specification, each embodiment adopts the mode of going forward one by one to describe, and what each embodiment stressed is the difference with other embodiments, between each embodiment identical similar portion mutually see.
To the above-mentioned explanation of the disclosed embodiments, professional and technical personnel in the field are realized or uses the utility model.To be apparent for those skilled in the art to the multiple amendment of these embodiments, General Principle as defined herein when not departing from spirit or scope of the present utility model, can realize in other embodiments.Therefore, the utility model can not be restricted to these embodiments shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.
Claims (5)
1. an on off state latch cicuit, is characterized in that, comprises non-lockup switch, controllable electric power and JK flip-flop, wherein:
Described JK flip-flop keeps, at clock pulse trailing edge state turnover in clock pulse rising edge state;
Described non-lockup switch one end ground connection, the clock pulse input terminal of other end access high level and described JK flip-flop;
The state output end of JK flip-flop described in the control termination of described controllable electric power.
2. on off state latch cicuit according to claim 1, is characterized in that, also comprise: be connected to the filter circuit between described non-lockup switch and described JK flip-flop.
3. on off state latch cicuit according to claim 2, it is characterized in that, described filter circuit comprises Schmidt trigger, the input of described Schmidt trigger is connected with described non-lockup switch one end, and the output of described Schmidt trigger is connected with the clock pulse input terminal of described JK flip-flop.
4. the on off state latch cicuit according to claim 1,2 or 3, is characterized in that, described controllable electric power is transistor switching circuit.
5. on off state latch cicuit according to claim 4, is characterized in that, described transistor switching circuit comprises DC power supply, PNP type triode and NPN type triode, wherein:
The emitter of described PNP type triode accesses described DC power supply, its collector electrode access load, and its base stage connects the collector electrode of described NPN type triode;
The base stage of described NPN type triode connects the output of described JK flip-flop, the grounded emitter of described NPN type triode.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520732923.6U CN205005034U (en) | 2015-09-21 | 2015-09-21 | On off state latch circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520732923.6U CN205005034U (en) | 2015-09-21 | 2015-09-21 | On off state latch circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205005034U true CN205005034U (en) | 2016-01-27 |
Family
ID=55161903
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520732923.6U Active CN205005034U (en) | 2015-09-21 | 2015-09-21 | On off state latch circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205005034U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115480554A (en) * | 2022-07-29 | 2022-12-16 | 中汽创智科技有限公司 | Wake-up circuit and wake-up method of electronic control unit and vehicle |
-
2015
- 2015-09-21 CN CN201520732923.6U patent/CN205005034U/en active Active
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115480554A (en) * | 2022-07-29 | 2022-12-16 | 中汽创智科技有限公司 | Wake-up circuit and wake-up method of electronic control unit and vehicle |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN202196398U (en) | Power supply managing circuit of charging/ communication multiplex interface and digital electronic product | |
| CN103576816B (en) | Switching on and shutting down control circuit | |
| CN205005034U (en) | On off state latch circuit | |
| CN205453082U (en) | Anti latch circuit based on current detection | |
| CN202353536U (en) | Time adjustable switching circuit | |
| CN104714618A (en) | Reset circuit | |
| CN105988549A (en) | Electronic device having very low quiescent current | |
| CN107544652A (en) | A kind of server PS U power supplys undervoltage protection and guard method | |
| CN202886881U (en) | Full-hardware startup and shutdown circuit | |
| CN102291558A (en) | Television and resetting system thereof | |
| CN203813751U (en) | Pulse-triggered rapid-start zero-power-consumption standby circuit | |
| CN205336245U (en) | Wireless communication module's switching on and shutting down device | |
| CN203933582U (en) | A kind of switching circuit that reduces shutdown electric leakage | |
| CN204517782U (en) | A kind of switching circuit and there is the terminal of this circuit | |
| CN204229341U (en) | Processor state conversion equipment and portable power source | |
| CN204069292U (en) | For the earphone keystroke testing circuit of electric terminal | |
| CN201758271U (en) | Standby protection circuit without optical coupler | |
| CN203661018U (en) | Computer time-delay starter | |
| CN104935842A (en) | Standby circuit, control method and television system of standby circuit | |
| CN203933576U (en) | A kind of switching circuit of electronic product | |
| CN104883164B (en) | A kind of reset circuit and electronic equipment with the circuit | |
| CN204216869U (en) | A kind of power amplifier active-standby switch device | |
| CN101989851B (en) | Switch circuit | |
| CN204231322U (en) | A kind of self-locking latch circuit | |
| CN102929161A (en) | Full hardware startup and shutdown circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 4 / F, building 1, No.14 Jiuxianqiao Road, Chaoyang District, Beijing 100020 Patentee after: Beijing Jingwei Hirain Technologies Co.,Inc. Address before: 8 / F, block B, No. 11, Anxiang Beili, Chaoyang District, Beijing 100101 Patentee before: Beijing Jingwei HiRain Technologies Co.,Ltd. |
|
| CP03 | Change of name, title or address |