CN204886695U - High precision low power dissipation charge pump circuit - Google Patents
High precision low power dissipation charge pump circuit Download PDFInfo
- Publication number
- CN204886695U CN204886695U CN201520682678.2U CN201520682678U CN204886695U CN 204886695 U CN204886695 U CN 204886695U CN 201520682678 U CN201520682678 U CN 201520682678U CN 204886695 U CN204886695 U CN 204886695U
- Authority
- CN
- China
- Prior art keywords
- pmos
- nmos tube
- charge pump
- voltage
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Abstract
The utility model discloses a high precision low power dissipation charge pump circuit, include: output voltage monitoring module for the output voltage of real -time supervision charge pump adjusts impulse generator's reference voltage, impulse generator, be used for producing with reference voltage pulse signal to the voltage testing that the example changes that is directly proportional, voltage testing is used for pulse signal's control detects the output voltage of charge pump down to output enable signal to electric charge pump module starts the charge pump and starts working, electric charge pump module export target voltage under enable signal's the control, refresh the frequency control switch for the reference voltage who sets up impulse generator when at every turn refreshing is initial reference voltage. The embodiment of the utility model provides an according to output voltage monitoring results adjustment impulse generator's pulse frequency, and then refresh the self -adjusting to voltage testing's test frequency, guaranteeing that furthest reduces the waste of consumption under the stable prerequisite of output voltage.
Description
Technical field
The utility model embodiment relates to circuit engineering field, particularly relates to a kind of charge pump circuit.
Background technology
Charge pump circuit, as the basic module of flash storage, determines the program/erase speed of Flash to a great extent.Along with the development of integrated circuit, based on the consideration of low-power consumption, low cost, charge pump circuit application is in integrated circuits more and more extensive.
The basic functional principle of charge pump be by electric capacity to the build-up effect of electric charge the output voltage of lifting charge pump.Due to the existence of leakage current, charge pump needs testing circuit to detect output voltage, when output voltage is started working lower than charge pump during target voltage, output voltage is lifted to target voltage.Often pair of output voltage detects a capital and extracts electric current from output voltage terminal, if carry out detecting the waste that will cause very large power consumption to output voltage continually, if but every just detecting once to output voltage for a long time, it is very large that output voltage will depart from target voltage, makes output voltage very unstable.
In sum, in order under the prerequisite ensureing output voltage stabilization, farthest reduce the waste of power consumption, need to control the detection frequency of testing circuit.
Utility model content
The utility model provides a kind of charge pump circuit, to realize, under the prerequisite ensureing output voltage stabilization, farthest reducing the waste of power consumption.
The utility model embodiment provides a kind of charge pump circuit, comprising: output voltage monitoring modular, for Real-Time Monitoring charge pump output voltage and adjust the reference voltage of pulse generator; Pulse generator, for generation of the pulse signal with the change in direct ratio of described reference voltage to voltage detection module; Voltage detection module, for detecting the output voltage of charge pump under the control of described pulse signal, and output enable signal is to electric charge pump module, starts charge pump and starts working; Electric charge pump module, exports target voltage under the control of described enable signal; Refreshing frequency control switch, the reference voltage arranging pulse generator during for refreshing at every turn is initial reference voltage.
Described charge pump is positive voltage charge pump.
Described output voltage monitoring modular is made up of the first electric capacity and the second electric capacity, and one end ground connection after described first electric capacity and the second capacitances in series, the other end is connected with the output of described electric charge pump module.
Described pulse generator comprises a circular type shaker and a counter, and described circular type shaker is connected by an inverter with described counter; Wherein, described circular type shaker comprises the 5th NMOS tube, the 6th NMOS tube, the 7th NMOS tube, the 8th NMOS tube, the 9th NMOS tube, the tenth NMOS tube, the 11 NMOS tube, the 12 NMOS tube, the 8th PMOS, the 9th PMOS, the tenth PMOS, the 11 PMOS, the 12 PMOS, the 13 PMOS, the 14 PMOS and the 15 PMOS;
The grid of wherein said 8th PMOS is described pulse generator reference voltage input terminal, and be connected with described output voltage monitoring modular, source electrode is connected with power end, drains to be connected with the drain electrode of described 5th NMOS tube; The source ground of described 5th NMOS tube, grid is connected with the grid of described 6th NMOS tube; The source ground of described 6th NMOS tube; Described 9th PMOS becomes mirror image to be connected with described 8th PMOS, drains to be connected with the drain electrode of described 6th NMOS tube; Described tenth PMOS is connected with described 9th PMOS mirror image, and is connected in series with described 13 PMOS, the 7th NMOS tube and the tenth NMOS tube successively; Wherein the grid of the 13 PMOS is connected with the grid of the 7th NMOS tube, the source ground of the tenth NMOS tube; Described 11 PMOS is in parallel with described tenth PMOS, and is connected in series with described 14 PMOS, the 8th NMOS tube and the 11 NMOS tube successively; Wherein the grid of the 14 PMOS is connected with the grid of the 8th NMOS tube, the source ground of the 11 NMOS tube; Described 12 PMOS is in parallel with described 11 PMOS, and is connected in series with described 15 PMOS, the 9th NMOS tube and the 12 NMOS tube successively; Wherein the grid of the 15 PMOS is connected with the grid of the 9th NMOS tube, the source ground of the 12 NMOS tube; Wherein the drain electrode of the 15 PMOS is the output of circular type shaker, is connected with described counter by an inverter.
The charge pump circuit that the utility model embodiment provides, add refreshing frequency control circuit, output voltage monitoring modular carries out Real-Time Monitoring by electric capacity to output voltage, and the pulse frequency of pulse generator is adjusted according to monitoring result, and then refreshing self-adjusting is carried out to the detection frequency of voltage detection module, under the prerequisite ensureing output voltage stabilization, farthest reduce the waste of power consumption.
Accompanying drawing explanation
Fig. 1 is a kind of charge pump circuit block diagram that the utility model embodiment one provides;
Fig. 2 is the wave form varies figure of pulse signal RF_EN and PUMP_EN of the reference voltage PBIAS that provides of the utility model embodiment one and output voltage Vout and correspondence;
Fig. 3 is the circuit diagram of the pulse generator that the utility model embodiment two provides.
Embodiment
Below in conjunction with drawings and Examples, the utility model is described in further detail.Be understandable that, specific embodiment described herein only for explaining the utility model, but not to restriction of the present utility model.It also should be noted that, for convenience of description, illustrate only the part relevant to the utility model in accompanying drawing but not entire infrastructure.
Embodiment one
A kind of charge pump circuit block diagram that Fig. 1 provides for the utility model embodiment one, the present embodiment is applicable in the integrated circuit of low-power consumption.A kind of charge pump circuit block diagram that the present embodiment provides, as shown in Figure 1, comprising: output voltage monitoring modular 110, for Real-Time Monitoring charge pump output voltage and adjust the reference voltage of pulse generator; Pulse generator 120, for generation of the pulse signal with the change in direct ratio of described reference voltage to voltage detection module; Voltage detection module 130, for detecting the output voltage of charge pump under the control of described pulse signal, and output enable signal is to electric charge pump module, starts charge pump and starts working; Electric charge pump module 140, exports target voltage under the control of described enable signal; Refreshing frequency control switch 150, the reference voltage arranging pulse generator during for refreshing at every turn is initial reference voltage.
Wherein, described charge pump is preferably positive voltage charge pump.
Described output voltage monitoring modular is preferably the circuit structure of as shown in Figure 1 110, described output voltage monitoring modular 110 is made up of the first electric capacity C0 and the second electric capacity C1, one end ground connection after described first electric capacity C0 and the second electric capacity C1 connects, the other end is connected with the output of described electric charge pump module, and NET is connected with the input PBIAS of pulse generator.The benefit of such design circuit is the change in voltage situation that the change in voltage at NET place on the one hand characterizes charge pump outputs Vout, both relations are NET=C0*Vout/ (C0+C1), carry out monitoring the loss that can not cause electric charge on the other hand by electric capacity to output voltage.
The specific works process of described charge pump is: arrange initial refreshing frequency f0, refresh once every t0, namely a pulse signal RF_EN is produced to voltage detecting circuit every t0 pulse generator, the output voltage of starting resistor testing circuit to charge pump detects once, voltage detecting circuit sends an enable signal PUMP_EN to described charge pump circuit every t0 simultaneously, start charge pump, output voltage is raised to target voltage.The initial reference voltage of corresponding pulse generator is PBIAS0, during each refreshing, K switch M is closed, PBIAS0 is passed on PBIAS, after completing this refreshing, switch opens, PBIAS descending slope and Vout descending slope proportional, this ratio is NET1=C0*Vout/ (C0+C1).Leakage current Ileak is larger, Vout declines faster, PBIAS declines faster, the frequency that pulse generator produces RF_EN pulse is faster, the enable signal PUMP_EN frequency starting charge pump is faster, thus avoiding output voltage Vout, to depart from target voltage excessive, achieve and detect frequency and refresh self-adjusting.Fig. 2 gives the wave form varies figure of pulse signal RF_EN and PUMP_EN of reference voltage PBIAS and output voltage Vout and correspondence, and in figure, V0 represents the value that output voltage Vout departs from target voltage, and t1 represents the pulsewidth of enable signal PUMP_EN.
It should be noted that, the initial reference voltage PBIAS0 sets itself according to actual needs of pulse generator.In Fig. 1, Cld represents the ability that charge pump provides electric charge, and Ileak represents the leakage current of charge pump internal transistor, and described leakage current cannot be eliminated, so charge pump output voltage can be caused to depart from target voltage.
The technical scheme of the present embodiment is, output voltage monitoring modular carries out Real-Time Monitoring by electric capacity to output voltage, and the pulse frequency of pulse generator is adjusted according to monitoring result, and then refreshing self-adjusting is carried out to the detection frequency of voltage detection module, under the prerequisite ensureing output voltage stabilization, farthest reduce the waste of power consumption.
Embodiment two
On the basis of above-described embodiment, in order to clearly describe the course of work of described pulse generator, as a preferred embodiment, Fig. 3 gives the physical circuit figure of described pulse generator, as shown in Figure 3: pulse generator comprises a circular type shaker and a counter, and described circular type shaker is connected by an inverter with described counter;
Wherein, described circular type shaker comprises the 5th NMOS tube, the 6th NMOS tube, the 7th NMOS tube, the 8th NMOS tube, the 9th NMOS tube, the tenth NMOS tube, the 11 NMOS tube, the 12 NMOS tube, the 8th PMOS, the 9th PMOS, the tenth PMOS, the 11 PMOS, the 12 PMOS, the 13 PMOS, the 14 PMOS and the 15 PMOS;
The grid of wherein said 8th PMOS is described pulse generator reference voltage input terminal, and be connected with described output voltage monitoring modular, source electrode is connected with power end, drains to be connected with the drain electrode of described 5th NMOS tube; The source ground of described 5th NMOS tube, grid is connected with the grid of described 6th NMOS tube; The source ground of described 6th NMOS tube; Described 9th PMOS becomes mirror image to be connected with described 8th PMOS, drains to be connected with the drain electrode of described 6th NMOS tube; Described tenth PMOS is connected with described 9th PMOS mirror image, and is connected in series with described 13 PMOS, the 7th NMOS tube and the tenth NMOS tube successively; Wherein the grid of the 13 PMOS is connected with the grid of the 7th NMOS tube, the source ground of the tenth NMOS tube; Described 11 PMOS is in parallel with described tenth PMOS, and is connected in series with described 14 PMOS, the 8th NMOS tube and the 11 NMOS tube successively; Wherein the grid of the 14 PMOS is connected with the grid of the 8th NMOS tube, the source ground of the 11 NMOS tube; Described 12 PMOS is in parallel with described 11 PMOS, and is connected in series with described 15 PMOS, the 9th NMOS tube and the 12 NMOS tube successively; Wherein the grid of the 15 PMOS is connected with the grid of the 9th NMOS tube, the source ground of the 12 NMOS tube; Wherein the drain electrode of the 15 PMOS is the output of circular type shaker, is connected with described counter by an inverter.
In order to clearly describe the course of work of above-mentioned pulse generator, suppose when PBIAS reduces (in this process, the power vd D of circular type shaker remains unchanged), as shown in Figure 3, now the ducting capacity of P10 strengthens, the ducting capacity of N10 weakens, accelerate to the charging rate of net5, the potential change speed of same reason net6 and net7 also accelerates, and so the frequency of the output signal of circular type shaker is just followed the reduction of PBIAS and increases.When net5 charges to generation positive transition, there is negative saltus step in net6, positive transition occurs net7, causes again net5 that negative saltus step occurs, go round and begin again and make the clock signal of circular type shaker output certain frequency.It is more that PBIAS reduces, and faster to the charging rate of net5, the potential change speed of net6 and net7 is also faster, and the frequency of oscillation of oscillator is also faster, and the frequency being produced RF_EN pulse by counter is also faster.The count frequency of described counter can set according to actual needs.It is contrary with the above-mentioned course of work when PBIAS raises.
It should be noted that P10, P11, P12, N10, N11 and N12 are described above, the charge/discharge rates of current limiting tube restriction to node net5, net6 and net7, faster to the frequency of oscillation of the faster circular type shaker of the charge/discharge rates of node net5, net6 and net7.
The technical scheme of the present embodiment, controls the charge/discharge rates to node net5, net6 and net7 by the change in voltage of PBIAS, and then clamp-pulse generator produces the frequency of pulse.By PBIAS end is connected with output voltage monitoring modular, achieve the pulse frequency according to monitoring result adjustment pulse generator, and then refreshing self-adjusting is carried out to the detection frequency of voltage detection module, under the prerequisite ensureing output voltage stabilization, farthest reduce the waste of power consumption.
Note, above are only preferred embodiment of the present utility model and institute's application technology principle.Skilled person in the art will appreciate that the utility model is not limited to specific embodiment described here, various obvious change can be carried out for a person skilled in the art, readjust and substitute and protection range of the present utility model can not be departed from.Therefore, although be described in further detail the utility model by above embodiment, but the utility model is not limited only to above embodiment, when not departing from the utility model design, can also comprise other Equivalent embodiments more, and scope of the present utility model is determined by appended right.
Claims (4)
1. a charge pump circuit, is characterized in that, this circuit comprises:
Output voltage monitoring modular, for Real-Time Monitoring charge pump output voltage and adjust the reference voltage of pulse generator;
Pulse generator, for generation of the pulse signal with the change in direct ratio of described reference voltage to voltage detection module;
Voltage detection module, for detecting the output voltage of charge pump under the control of described pulse signal, and output enable signal is to electric charge pump module, starts charge pump and starts working;
Electric charge pump module, exports target voltage under the control of described enable signal;
Refreshing frequency control switch, the reference voltage arranging pulse generator during for refreshing at every turn is initial reference voltage.
2. circuit according to claim 1, is characterized in that, described charge pump is positive voltage charge pump.
3. circuit according to claim 1, is characterized in that, described output voltage monitoring modular is made up of the first electric capacity and the second electric capacity, and one end ground connection after described first electric capacity and the second capacitances in series, the other end is connected with the output of described electric charge pump module.
4. circuit according to claim 1, is characterized in that, described pulse generator comprises a circular type shaker and a counter, and described circular type shaker is connected by an inverter with described counter;
Wherein, described circular type shaker comprises the 5th NMOS tube, the 6th NMOS tube, the 7th NMOS tube, the 8th NMOS tube, the 9th NMOS tube, the tenth NMOS tube, the 11 NMOS tube, the 12 NMOS tube, the 8th PMOS, the 9th PMOS, the tenth PMOS, the 11 PMOS, the 12 PMOS, the 13 PMOS, the 14 PMOS and the 15 PMOS;
The grid of wherein said 8th PMOS is described pulse generator reference voltage input terminal, and be connected with described output voltage monitoring modular, source electrode is connected with power end, drains to be connected with the drain electrode of described 5th NMOS tube;
The source ground of described 5th NMOS tube, grid is connected with the grid of described 6th NMOS tube;
The source ground of described 6th NMOS tube;
Described 9th PMOS becomes mirror image to be connected with described 8th PMOS, drains to be connected with the drain electrode of described 6th NMOS tube;
Described tenth PMOS is connected with described 9th PMOS mirror image, and is connected in series with described 13 PMOS, the 7th NMOS tube and the tenth NMOS tube successively; Wherein the grid of the 13 PMOS is connected with the grid of the 7th NMOS tube, the source ground of the tenth NMOS tube;
Described 11 PMOS is in parallel with described tenth PMOS, and is connected in series with described 14 PMOS, the 8th NMOS tube and the 11 NMOS tube successively; Wherein the grid of the 14 PMOS is connected with the grid of the 8th NMOS tube, the source ground of the 11 NMOS tube;
Described 12 PMOS is in parallel with described 11 PMOS, and is connected in series with described 15 PMOS, the 9th NMOS tube and the 12 NMOS tube successively; Wherein the grid of the 15 PMOS is connected with the grid of the 9th NMOS tube, the source ground of the 12 NMOS tube; Wherein the drain electrode of the 15 PMOS is the output of circular type shaker, is connected with described counter by an inverter.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520682678.2U CN204886695U (en) | 2015-09-06 | 2015-09-06 | High precision low power dissipation charge pump circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520682678.2U CN204886695U (en) | 2015-09-06 | 2015-09-06 | High precision low power dissipation charge pump circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204886695U true CN204886695U (en) | 2015-12-16 |
Family
ID=54831015
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520682678.2U Withdrawn - After Issue CN204886695U (en) | 2015-09-06 | 2015-09-06 | High precision low power dissipation charge pump circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204886695U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105119484A (en) * | 2015-09-06 | 2015-12-02 | 北京兆易创新科技股份有限公司 | Charge pump circuit |
| CN109493893A (en) * | 2017-09-12 | 2019-03-19 | 北京兆易创新科技股份有限公司 | A kind of clock generation circuit, charge pump circuit and memory |
| CN111510128A (en) * | 2020-05-09 | 2020-08-07 | 上海艾为电子技术股份有限公司 | Enabling circuit, enabling control method and electronic equipment |
| CN111934541A (en) * | 2019-05-13 | 2020-11-13 | 北京兆易创新科技股份有限公司 | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory |
| CN111934542A (en) * | 2019-05-13 | 2020-11-13 | 北京兆易创新科技股份有限公司 | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory |
-
2015
- 2015-09-06 CN CN201520682678.2U patent/CN204886695U/en not_active Withdrawn - After Issue
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105119484A (en) * | 2015-09-06 | 2015-12-02 | 北京兆易创新科技股份有限公司 | Charge pump circuit |
| CN105119484B (en) * | 2015-09-06 | 2017-10-24 | 北京兆易创新科技股份有限公司 | A kind of charge pump circuit |
| CN109493893A (en) * | 2017-09-12 | 2019-03-19 | 北京兆易创新科技股份有限公司 | A kind of clock generation circuit, charge pump circuit and memory |
| CN111934541A (en) * | 2019-05-13 | 2020-11-13 | 北京兆易创新科技股份有限公司 | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory |
| CN111934542A (en) * | 2019-05-13 | 2020-11-13 | 北京兆易创新科技股份有限公司 | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory |
| CN111934541B (en) * | 2019-05-13 | 2021-10-01 | 北京兆易创新科技股份有限公司 | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory |
| CN111510128A (en) * | 2020-05-09 | 2020-08-07 | 上海艾为电子技术股份有限公司 | Enabling circuit, enabling control method and electronic equipment |
| CN111510128B (en) * | 2020-05-09 | 2023-09-26 | 上海艾为电子技术股份有限公司 | Enabling circuit, enabling control method and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN204886695U (en) | High precision low power dissipation charge pump circuit | |
| CN103546123B (en) | A kind of relaxation oscillator of high linearity | |
| CN102130666B (en) | Duty ratio regulation circuit and method | |
| CN102118148B (en) | Oscillator | |
| CN102045041B (en) | RC oscillator and its implementation | |
| CN103677047B (en) | LDO fast start circuit | |
| CN103997317B (en) | A kind of relaxor significantly improving the control electric current output frequency linearity | |
| CN105958971A (en) | Clock duty ratio calibration circuit | |
| CN102946131A (en) | Adaptive input power charger and method for controlling input current of charger | |
| CN104868881A (en) | Relaxation oscillator with average voltage feedback | |
| CN102983842A (en) | Duty ratio adjusting circuit | |
| CN105530002B (en) | A kind of high precision clock generation device | |
| CN105071786A (en) | Resistance capacitance type relaxation oscillator employing half-period pre-charge compensation technology | |
| CN102638246A (en) | Duty ratio regulating circuit | |
| CN108574410A (en) | Realize the circuit and method of self-adaptable slop compensation quick high accuracy | |
| US8836435B2 (en) | Oscillator with frequency determined by relative magnitudes of current sources | |
| CN103888138A (en) | Method for outputting high-precision and high-frequency clock signals and oscillating circuit | |
| CN102280994B (en) | Soft start circuit and method making use of pulse frequency and pulse width modulation | |
| CN103475338B (en) | A kind of High-precision low-voltage oscillator | |
| CN203482169U (en) | Rc oscillator | |
| CN202111688U (en) | Charge pump circuit | |
| CN104485819B (en) | A kind of booster circuit | |
| CN105119484B (en) | A kind of charge pump circuit | |
| US9973081B1 (en) | Low-power low-duty-cycle switched-capacitor voltage divider | |
| CN103580651A (en) | Low-phase jitter oscillator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20151216 Effective date of abandoning: 20171024 |
|
| AV01 | Patent right actively abandoned |