CN204857728U - Semiconductor device and photoetching version that surpass knot structure - Google Patents
Semiconductor device and photoetching version that surpass knot structure Download PDFInfo
- Publication number
- CN204857728U CN204857728U CN201520544827.9U CN201520544827U CN204857728U CN 204857728 U CN204857728 U CN 204857728U CN 201520544827 U CN201520544827 U CN 201520544827U CN 204857728 U CN204857728 U CN 204857728U
- Authority
- CN
- China
- Prior art keywords
- type doped
- doped region
- region
- active area
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
The utility model provides a semiconductor device and photoetching version that surpass knot structure, semiconductor device's domain plane is including the source region and be located the active area outlying divides the clamping ring regional, a serial communication port, have in the active area along a plurality of P type doped regions of first direction extension, a plurality of P type doped regions equidistant arranging in the second orientation, have along a plurality of the 2nd P type doped regions of first direction extension in dividing the clamping ring region, a plurality of the 2nd P type doped regions equidistant arranging in the second orientation, the breakdown voltage of a P type doped region is lighter than the breakdown voltage of the 2nd P type doped region, second direction perpendicular to the first direction. The utility model discloses can overcome the contradiction between conducting resistance and the device area for the breakdown point of device in the active area, is guaranteed the device and is normally worked all the time.
Description
Technical field
The utility model relates to semiconductor device and the reticle of super-junction structure.
Background technology
High pressure superjunction MOS device, relative to planar power MOS device, while possessing and can bearing high withstand voltage feature, also has other advantages such as relatively low conducting resistance.With reference to figure 1, for N-type device, high pressure superjunction MOS device mainly comprises: Semiconductor substrate 101, epitaxial loayer 102, tagma 103, P type doped region 104, source region 105, grid structure 106 and metal level 107.The MOS device of the super-junction structure of N-type raceway groove and the difference structurally of planar structure MOS device, mainly be that the former tagma 103 also has P type doped region 104 below, in order to increase the area of PN junction, planar structure MOS device does not then possess this P type doped region 104.
The feature of the MOS device of super-junction structure is mainly:
(1) significantly expand the contact area of P type and N-type diffusion region in epitaxial loayer, namely significantly increase the area of PN junction in epitaxial loayer, thus under device is in off state, when PN junction is reverse-biased in body, can more bear high puncture voltage;
(2) significantly increase the doping content of epitaxial loayer, thus under device is in opening state, electric current institute is lower through passage place resistivity, shows as device and has relatively little conducting resistance.
MOS device due to this super-junction structure overcomes the contradiction between planar power MOS device withstand voltage (BVDSS) and conducting resistance (RDS (ON)) well: while namely withstand voltage BVDSS raises, the conducting resistance RDS (ON) of the MOS device of super-junction structure does not increase significantly, so show more superior performance in a lot of application scenario.
Still with reference to figure 1, typically, the manufacture method of P type doped region 104 can be divided into the following two kinds mode:
(1) mode of multilayer epitaxial deposit is adopted to be formed;
(2) mode of cutting is adopted to be formed, also, deep trouth (trench) technique.
No matter form the P type doped region 104 shown in Fig. 1 in which kind of mode above-mentioned, the operation principle of device is identical.
As previously mentioned, the MOS device of N-type super-junction structure, mainly contain conducting state when applying, off state and breakdown conditions three kinds of situations, be described in detail below.
(1) conducting state
With reference to figure 2, in the on state, device grids (G) institute making alive is higher than the threshold voltage of device, thus make device be in opening state, drain (D) added high potential simultaneously, source electrode (S) connects electronegative potential, and now device will produce the electric current I DS from drain-to-source.
(2) off state
With reference to figure 3, in the off case, the voltage difference of device grids and source electrode is zero, now device channel is closed, the PN diode formed between P type doped region 104 and N-type epitaxy layer 102 is in reverse-biased, the depletion layer significantly broadening of PN junction, thus can bear the high voltage between drain-source.
(3) breakdown conditions
With reference to figure 4, in the off case, if the voltage VDD of drain electrode raises gradually, when being so elevated to a certain degree, can reach the puncture voltage of device, when device starts to puncture moment, the PN junction diode in body in cellular punctures, thus leakage current.Puncturing now is generally all occur in device active region, because each cellular state of device in active area is almost completely the same, so voltage when puncturing is also almost identical, simultaneously, due to cellular One's name is legion, make the area of PN junction very large, so larger breakdown current can be born.
As previously mentioned, in the MOS device of super-junction structure, there is under the tagma of active area the P type doped region (that is, P-Pillar) of one section of certain length.Active area and the P type doped region distribution schematic diagram in domain plane in super-junction structure MOS device is shown with reference to figure 5, Fig. 5.
As shown in Figure 5, in the semiconductor device of super-junction structure, active area is the region of the effective turning part of device, i.e. cell region.Under normal circumstances, when device punctures, breakdown point also should occur in the active area of device, namely in cell region.
For the super-junction structure MOS device shown in Fig. 5, in general, outside P type doped region in active area and active area, the P type doped region of (being also called potential dividing ring (GR ring) part) has identical structure, comprises shape, width, spacing, minimum repeat size (pitch) etc.
In prior art, the semiconductor device of super-junction structure, active area is bar shaped structure cell (namely grid is bar shaped) normally, P type doped region is also strip structure, and the P type doped region in active area and the P type doped region outside active area have identical structure and minimum repeat size (pitch), this makes the potential dividing ring region beyond active area and active area namely have identical puncture voltage (BVDSS).Typically, in order to make active area have relatively low conducting resistance, when selection P type doped region size, under the prerequisite meeting certain requirement of withstand voltage, larger minimum repeat size can be selected as far as possible.And for the region outside active area, because the P type doped region in P type doped region and active area adopts identical structure and distribution, so the potential dividing ring area breakdown voltages outside active area is identical with the puncture voltage in active area.And the height that the P type doped region role in potential dividing ring region is used to bear device is withstand voltage, puncture from potential dividing ring region in advance when work to not allow device, so the size in the potential dividing ring region of device will increase, with the potential dividing ring loop section reducing unit length bear withstand voltage.Like this, the size of device will increase, and area will become large, and device cost will obviously increase.
Therefore, strip structure for general grid, whole device adopts the super-junction structure semiconductor device of same P type doped region structure, when selection P type doped region size, just there is the contradiction between the increase of device area and the reduction of conducting resistance (RDS (ON)), that is: in order to obtain the device of lower conducting (RDS (ON)), the P type doped region that minimum repeat size is larger must just be adopted; Meanwhile, potential dividing ring region adopts the P type doped region that minimum repeat size is comparatively large, puncture voltage is lower, and this lost efficacy to be avoided device to puncture in advance at potential dividing ring region place with regard to needing the size increasing potential dividing ring region.
Utility model content
The technical problems to be solved in the utility model is to provide a kind of semiconductor device and manufacture method, reticle of super-junction structure, the contradiction between conducting resistance and device area can be overcome, make the breakdown point of device all the time in active area, ensure proper device operation.
For solving the problems of the technologies described above, the utility model provides a kind of semiconductor device of super-junction structure, the domain plane of described semiconductor device includes source region and is positioned at the potential dividing ring region of periphery, described active area, there are in described active area the multiple P type doped regions extended along first direction, equidistantly arrange in a second direction in a described multiple P type doped region, there are in described potential dividing ring region the multiple 2nd P type doped regions extended along first direction, equidistantly arrange in a second direction in described multiple 2nd P type doped region, the puncture voltage of a described P type doped region is less than the puncture voltage of described 2nd P type doped region, described second direction is perpendicular to described first direction.
According to an embodiment of the present utility model, a described P type doped region minimum repeat size is in a second direction greater than described 2nd P type doped region minimum repeat size in a second direction.
According to an embodiment of the present utility model, connect between described active area and potential dividing ring region in the transition region of transition, a described P type doped region and the 2nd P type doped region separated.
According to an embodiment of the present utility model, a described P type doped region and the 2nd P type doped region meet following relation: a>b, c>d, a+b>c+d, d>e, wherein, a is a described P type doped region width in a second direction, b is described 2nd P type doped region width in a second direction, c is an adjacent P type doped region spacing in a second direction, d is the 2nd adjacent P type doped region spacing in a second direction, e is a described P type doped region and the 2nd P type doped region spacing in a first direction in described transition region.
According to an embodiment of the present utility model, connect in the transition region of transition between described active area and potential dividing ring region, the end of a described P type doped region extends outward multiple furcation, and described furcation connects with described 2nd P type doped region.
According to an embodiment of the present utility model, a described P type doped region and the 2nd P type doped region meet following relation: a>b, c>d, a+b>c+d, wherein, a is a described P type doped region width in a second direction, and b is described 2nd P type doped region width in a second direction, c is an adjacent P type doped region spacing in a second direction, and d is the 2nd adjacent P type doped region spacing in a second direction.
According to an embodiment of the present utility model, in the vertical direction perpendicular to described domain plane, described semiconductor device comprises:
Semiconductor substrate;
The epitaxial loayer of N-type doping, described epitaxial loayer is positioned in described Semiconductor substrate;
Wherein, the semiconductor device in described active area comprises:
The tagma of P type doping, is positioned at described epitaxial loayer;
The source region of N-type doping, is positioned at described tagma, has interval between the border in described source region and the border in described tagma;
Grid structure, be positioned on described epitaxial loayer, described grid structure at least covers the interval between the border in described source region and the border in described tagma;
A described P type doped region, is positioned at described epitaxial loayer and from the bottom in described tagma to downward-extension;
Semiconductor device in described potential dividing ring comprises:
3rd P type doped region, is positioned at described epitaxial loayer;
Described 2nd P type doped region, is positioned at described epitaxial loayer and from the bottom of described 3rd P type doped region to downward-extension.
According to an embodiment of the present utility model, described epitaxial loayer is multilayer lamination structure.
For solving the problems of the technologies described above, the utility model additionally provides a kind of reticle of the semiconductor device for the manufacture of super-junction structure, the domain plane of described semiconductor device includes source region and is positioned at the potential dividing ring region of periphery, described active area, described reticle has multiple first figures extended along first direction in described active area, described multiple first figure is equidistantly arranged in a second direction, described reticle has the multiple second graphs extended along first direction in described potential dividing ring region, described multiple second graph is equidistantly arranged in a second direction, described first figure minimum repeat size is in a second direction greater than described second graph minimum repeat size in a second direction.
According to an embodiment of the present utility model, connect between described active area and potential dividing ring region in the transition region of transition, described first figure and second graph separated.
According to an embodiment of the present utility model, connect in the transition region of transition between described active area and potential dividing ring region, the end of described first figure extends outward multiple furcation, and described furcation connects with described second graph.
Compared with prior art, the utility model has the following advantages:
In the semiconductor device of the super-junction structure of the utility model embodiment, the puncture voltage of the P type doped region in active area is less than the puncture voltage of the 2nd P type doped region in potential dividing ring region, make device be in off state and breakdown time, breakdown point appears at active area all the time, and there will not be in potential dividing ring region, thus ensure the normal work of device.
Furthermore, in the semiconductor device of the super-junction structure of the utility model embodiment, the minimum repeat size of the P type doped region in active area is less than the minimum repeat size of the 2nd P type doped region in potential dividing ring region, thus ensure that the puncture voltage of the P type doped region in active area is less than the puncture voltage of the 2nd P type doped region in potential dividing ring region.
Accompanying drawing explanation
Fig. 1 is the cross-sectional view of the MOS device of a kind of super-junction structure in prior art;
Fig. 2 is the MOS device current path schematic diagram in the on-state of super-junction structure shown in Fig. 1;
Fig. 3 is the MOS device depletion layer view in the off case of super-junction structure shown in Fig. 1;
Fig. 4 is the MOS device current path schematic diagram under breakdown conditions of super-junction structure shown in Fig. 1;
Fig. 5 is the structural representation of the domain plane of the MOS device of super-junction structure in prior art;
Fig. 6 is the domain planar structure schematic diagram of the semiconductor device of super-junction structure according to the utility model first embodiment;
Fig. 7 is the partial enlarged drawing of Fig. 6;
Fig. 8 is the partial enlarged drawing of Fig. 6;
Fig. 9 is the domain planar structure schematic diagram of the semiconductor device of super-junction structure according to the utility model second embodiment;
Figure 10 is the partial enlarged drawing of Fig. 9;
Figure 11 is the partial enlarged drawing of Fig. 9;
Figure 12 to Figure 24 is the cross-sectional view that in the manufacture method of the semiconductor device of super-junction structure according to the utility model the 3rd embodiment, each step is corresponding;
Figure 25 is the partial enlarged drawing of the reticle according to the utility model the 4th embodiment;
Figure 26 is the partial enlarged drawing of the reticle according to the utility model the 5th embodiment.
Embodiment
As described in the background section, in prior art, the MOS device of super-junction structure have employed the P type doped region of same structure in active area and outside active area, thus result in the contradiction between the conducting resistance of device and device area.
In fact, in certain density N-type epitaxy layer, the minimum repeat size (pitch) of P type doped region is different, and corresponding puncture voltage is also different.Generally speaking, the minimum repeat size of P type doped region is less, and puncture voltage is higher, but the conducting resistance of device (RDS (ON)) is also larger.Therefore, for the active area at cellular place, while pursuing higher puncture voltage (BVDSS), also to consider conducting resistance (RDS (on)), usually need conducting resistance (RDS (on)) should be relatively little.Therefore, for the P type doped region in active area, its minimum repeat size should select larger size, and for the P type doped region in the potential dividing ring region outside active area, it is only high withstand voltage for bearing, therefore select the minimum repeat size that puncture voltage is higher, namely the minimum repeat size of P type doped region should be as far as possible a little bit smaller as far as possible.
And the utility model in active area from adopt the P type doped region with different minimum repeat size outside active area, while ensure that device has less conducting resistance, withstand voltage to what reduce that unit length potential dividing ring region bears without the need to the size that additionally increases potential dividing ring region.Device in the off case potential dividing ring region there will not be and punctures in advance, thus ensure that the breakdown point of device appears at active area all the time, and device can normally be worked.
Furthermore, in the utility model, for the super-junction structure semiconductor device of bar shaped structure cell, the minimum repeat size of the P type doped region in active area is greater than the minimum repeat size of the P type doped region in potential dividing ring region, makes the puncture voltage of the P type doped region in active area be less than the puncture voltage of the P type doped region in potential dividing ring region.When device is in off state and wants breakdown, breakdown point there will not be in potential dividing ring region, thus ensures the normal work of device.
Below in conjunction with specific embodiments and the drawings, the utility model is described in further detail, but should not limit protection range of the present utility model with this.
First embodiment
With reference to figure 6 to Fig. 8, for the MOS device of super-junction structure, the domain plane of device includes source region 210 and is positioned at the potential dividing ring region 211 of periphery, active area, wherein, active area 210 is also referred to as cell region, and potential dividing ring region 211 is also referred to as active area exterior domain.
There are in active area 210 the multiple P type doped regions 220 extended along first direction (such as from the longitudinal direction under upper), a multiple P type doped region 220 is (second direction perpendicular to first direction, such as, is laterally in domain plane) upper equidistantly arrangement in a second direction.Have the multiple 2nd P type doped regions 221 extended along first direction in potential dividing ring part 211, equidistantly arrange in a second direction in multiple 2nd P type doped region 221, the puncture voltage of a P type doped region 220 is less than the puncture voltage of the 2nd P type doped region 221.
Furthermore, a P type doped region 220 minimum repeat size (pitch) is in a second direction greater than the 2nd P type doped region 221 minimum repeat size in a second direction.In other words, the arrangement of the P type doped region in potential dividing ring region 211 is than the arrangement more crypto set of the P type doped region in active area 210.It should be noted that, a P type doped region 220 herein and the 2nd P type doped region 221 are bar shaped, and minimum repeat size refers to width and the spacing sum of P type doped region.
The transition region of transition is connected (such as between active area 210 and potential dividing ring region 211, this transition region is positioned at the marginal portion of active area 210), one P type doped region 220 and the 2nd P type doped region 221 can disconnect mutually, and namely the two end closed on does not connect.
More specifically, in active area 210, the width of a P type doped region 220 and spacing are all greater than the 2nd P type doped region 221 in potential dividing ring region 211.Preferably, one P type doped region 220 and the 2nd P type doped region 221 can meet following relation: a>b, c>d, a+b>c+d, d>e, wherein, a is P type doped region 220 width in a second direction, b is the 2nd P type doped region 221 width in a second direction, c is adjacent P type doped region 220 spacing in a second direction, d is the 2nd adjacent P type doped region 221 spacing in a second direction, e is P type doped region 220 and the 2nd P type doped region 221 spacing in a first direction in transition region.Transition region structural design unreasonable, by directly causing the problems such as device electric breakdown strength decline, electric leakage, finally causes component failure.
As mentioned above, the P type doped region mutually disconnected by transition region, make device in active area 210, adopt the P type doped region of different minimum repeat size from the potential dividing ring region 211 outside active area 210, and make the puncture voltage of the P type doped region in potential dividing ring region 211 higher than the puncture voltage of the P type doped region in active area, thus under the condition without the need to increasing potential dividing ring region 211 size, device just can be made when reverse-biased exhausting, ensure that the breakdown point of device to occur in active area 210 but not in potential dividing ring 211, and owing to there is large-area PN junction diode in active area 210, once puncture, just can effective leakage current, make devices function in normal condition.
Second embodiment
With reference to figure 9 to 11, similar with the first embodiment, still for the MOS device of super-junction structure, the domain plane of device includes source region 210 and is positioned at the potential dividing ring region 211 of periphery, active area.
There are in active area 210 the multiple P type doped regions 220 extended along first direction (such as from the longitudinal direction under upper), a multiple P type doped region 220 is (second direction perpendicular to first direction, such as, is laterally in domain plane) upper equidistantly arrangement in a second direction.Have the multiple 2nd P type doped regions 221 extended along first direction in potential dividing ring part 211, equidistantly arrange in a second direction in multiple 2nd P type doped region 221, the puncture voltage of a P type doped region 220 is less than the puncture voltage of the 2nd P type doped region 221.
Furthermore, a P type doped region 220 minimum repeat size (pitch) is in a second direction greater than the 2nd P type doped region 221 minimum repeat size in a second direction.In other words, the arrangement of the P type doped region in potential dividing ring region 211 is than the arrangement more crypto set of the P type doped region in active area 210.It should be noted that, a P type doped region 220 herein and the 2nd P type doped region 221 are bar shaped, and minimum repeat size refers to width and the spacing sum of P type doped region.
The transition region of transition is connected (such as between active area 210 and potential dividing ring region 211, this transition region is positioned at the marginal portion of active area 210), the furcation 222 that protruding multiple and the 2nd P type doped region 221, the end of the one P type doped region 220 connects, the width of furcation 222 is less than the width of a P type doped region 220.
Preferably, one P type doped region 220 and the 2nd P type doped region 221 meet following relation: a>b, c>d, a+b>c+d, wherein, a is P type doped region 220 width in a second direction, and b is the 2nd P type doped region 221 width in a second direction, c is adjacent P type doped region 220 spacing in a second direction, and d is the 2nd adjacent P type doped region 221 spacing in a second direction.
As mentioned above, transition region adopts the P type doped region of bifurcation structure, make device in active area 220, adopt the P type doped region of different minimum repeat size from the potential dividing ring region 221 outside active area, and make the puncture voltage of the P type doped region in potential dividing ring region 221 higher than the puncture voltage of the P type doped region in active area 220, thus under the condition without the need to increasing potential dividing ring region 220 size, device just can be made when reverse-biased exhausting, ensure that device breakdown point occurs in active area, and owing to there is large-area PN junction diode in active area, once puncture, just can effective leakage current, make devices function in normal condition.
3rd embodiment
The manufacture method of the present embodiment goes for the super-junction structure semiconductor device as shown in the first embodiment and the second embodiment.
With reference to Figure 12, Semiconductor substrate 201 is provided, Semiconductor substrate 201 is formed dynatron epitaxial loayer 2021.Wherein, Semiconductor substrate 201 can be such as the silicon substrate of N-type heavy doping (N+), and dynatron epitaxial loayer 2021 is N-type light dope (N-), the resistivity that dynatron epitaxial loayer 2021 can have default thickness and preset.
With reference to Figure 13, utilize photolithographic mask layer 2051 pairs of dynatron epitaxial loayers 2021 to carry out P type ion implantation, thus form P type doped region 2031 and 2041 in dynatron epitaxial loayer 2021.Wherein, the minimum repeat size of the P type doped region 2031 in active area is comparatively large, and the minimum repeat size of P type doped region 2041 outside active area is less.
Furthermore, before p type impurity injects, can on dynatron epitaxial loayer 2021 resist coating, then photoresist is developed by the reticle with P type doped region pattern, exposes, final formation p type impurity injects window, the local p type impurity that window is opened just can inject into, and the photoresist in the place that window is not opened, as photolithographic mask layer 2051, stops the injection of p type impurity.Therefore, the P type doped region pattern in the area distribution reticle injected of p type impurity determines.
With reference to Figure 14, removed by photolithographic mask layer, and then grow another dynatron epitaxial loayer 2022, its doping type is N-type.
With reference to Figure 15, with previously similar, utilize photolithographic mask layer 2052 pairs of dynatron epitaxial loayers 2022 to carry out P type ion implantation, thus form P type doped region 2032 and 2042 in dynatron epitaxial loayer 2022.Wherein, the position alignment of the P type doped region 2031 and 2032 in P type doped region 2032 and 2042 and dynatron epitaxial loayer 2021.
With reference to Figure 16, with previously similar, removed by photolithographic mask layer, and then grow another dynatron epitaxial loayer 2023, its doping type is N-type.
With reference to Figure 17, with previously similar, utilize photolithographic mask layer 2053 pairs of dynatron epitaxial loayers 2023 to carry out P type ion implantation, thus form P type doped region 2033 and 2043 in dynatron epitaxial loayer 2023.Wherein, the position alignment of P type doped region 2033 and 2043 and the previous P type doped region formed.
With reference to Figure 18, with previously similar, removed by photolithographic mask layer, and then grow another dynatron epitaxial loayer 2024, its doping type is N-type.
With reference to Figure 19, with previously similar, utilize photolithographic mask layer 2054 pairs of dynatron epitaxial loayers 2024 to carry out P type ion implantation, thus form P type doped region 2034 and 2044 in dynatron epitaxial loayer 2024.Wherein, the position alignment of P type doped region 2034 and 2044 and the previous P type doped region formed.
With reference to Figure 20, with previously similar, removed by photolithographic mask layer, and then grow another dynatron epitaxial loayer 2025, its doping type is N-type.
With reference to Figure 21, with previously similar, utilize photolithographic mask layer 2055 pairs of dynatron epitaxial loayers 2025 to carry out P type ion implantation, thus form P type doped region 2035 and 2045 in dynatron epitaxial loayer 2025.Wherein, the position alignment of P type doped region 2035 and 2045 and the previous P type doped region formed.
With reference to Figure 22, with previously similar, removed by photolithographic mask layer, and then grow the sub-epitaxial loayer 2026 of top layer, its doping type is N-type.
With reference to Figure 23, reticle is used to orient the position of tagma 206 and the 3rd P type doped region 207, and carry out ion implantation and annealing, thus P type doped region 203 and a tagma 206 is formed in active area, outside active area, form the 2nd P type doped region 204 and the 3rd P type doped region 207.
In addition, can also form grid structure 208 in active area, grid structure 208 can comprise gate dielectric layer (such as silica) and gate electrode (such as, polysilicon).Such as, can in active area, form polysilicon and etch, to form gate electrode.
With reference to Figure 24, afterwards, other device architectures can be formed in active area, the metal level 209 etc. be such as positioned at the source electrode in tagma 206, being electrically connected with source electrode.
So far, the device architecture of formation comprises: Semiconductor substrate 201; The epitaxial loayer 202 of N-type doping, is positioned in Semiconductor substrate 201, and epitaxial loayer 202 can comprise multiple dynatron epitaxial loayer of being stacked and the sub-epitaxial loayer of top layer; The tagma 206 of P type doping, is arranged in the epitaxial loayer of active area; The source region of N-type doping, is positioned at tagma, has interval between the border in source region and the border in tagma 206; Grid structure 208, is arranged on the epitaxial loayer of active area, and grid structure 208 at least covers the interval between the border in source region and the border in tagma 206; One P type doped region 203, be arranged in active area epitaxial loayer 202 and from the bottom in tagma 206 to downward-extension; 3rd P type doped region 207, is positioned at the epitaxial loayer 202 outside active area; 2nd P type doped region 204, is positioned at epitaxial loayer 202 outside active area and from the bottom of the 3rd P type doped region 207 to downward-extension.
4th embodiment
Show the partial enlarged drawing of the reticle of the 4th embodiment with reference to Figure 25, Figure 25, this reticle may be used for positioning the P type doped region in active area and outside active area in the 3rd embodiment.Wherein, in the active area of device, this reticle has multiple first figures 320 extended along first direction (such as longitudinally), and multiple first figure 320 is in the upper equidistantly arrangement of second direction (such as laterally); Outside active area (being also in potential dividing ring region), this reticle has the multiple second graphs 321 extended along first direction, multiple second graph 321 is equidistantly arranged in a second direction, and the first figure 320 minimum repeat size is in a second direction greater than second graph 321 minimum repeat size in a second direction.
Further, in the 4th embodiment, connect in the transition region of transition between active area and potential dividing ring region, the first figure 320 and second graph 321 disconnect mutually, and the two does not connect.
The element layout structure that shown in Figure 25, reticle is formed is adopted to correspond to the structure shown in Fig. 6 to Fig. 8.
5th embodiment
Show the partial enlarged drawing of the reticle of the 5th embodiment with reference to Figure 26, Figure 26, this reticle may be used for positioning the P type doped region in active area and outside active area in the 3rd embodiment.
5th embodiment and the 4th embodiment similar, difference is, in the 5th embodiment, connects in the transition region of transition between active area and potential dividing ring region, and the end of the first figure 320 extends outward multiple furcation 322, and furcation 322 connects with second graph 321
The element layout structure that shown in Figure 26, reticle is formed is adopted to correspond to the structure shown in Fig. 9 to Figure 11.
It should be noted that, although above-mentioned multiple embodiment is described for the MOS device of super-junction structure, but those skilled in the art should understand, scheme of the present utility model is not only applicable to MOS device, also be applicable to the device of other super-junction structures, as long as all there is the strip P type doped region for the formation of super-junction structure in the potential dividing ring region in device active region and outside active area.
It is to be understood that above-described embodiment is just to explanation of the present utility model; instead of to restriction of the present utility model; any utility model do not exceeded in the utility model spirit is created; include but not limited to the replacement of the change to local structure, the type to components and parts or model; and the replacement of other unsubstantialities or amendment, all fall within the utility model protection range.
Claims (11)
1. the semiconductor device of a super-junction structure, the domain plane of described semiconductor device includes source region and is positioned at the potential dividing ring region of periphery, described active area, it is characterized in that, there are in described active area the multiple P type doped regions extended along first direction, equidistantly arrange in a second direction in a described multiple P type doped region, there are in described potential dividing ring region the multiple 2nd P type doped regions extended along first direction, equidistantly arrange in a second direction in described multiple 2nd P type doped region, the puncture voltage of a described P type doped region is less than the puncture voltage of described 2nd P type doped region, described second direction is perpendicular to described first direction.
2. semiconductor device according to claim 1, is characterized in that, a described P type doped region minimum repeat size is in a second direction greater than described 2nd P type doped region minimum repeat size in a second direction.
3. semiconductor device according to claim 2, is characterized in that, connects in the transition region of transition between described active area and potential dividing ring region, a described P type doped region and the 2nd P type doped region separated.
4. semiconductor device according to claim 3, it is characterized in that, a described P type doped region and the 2nd P type doped region meet following relation: a>b, c>d, a+b>c+d, d>e, wherein, a is a described P type doped region width in a second direction, b is described 2nd P type doped region width in a second direction, c is an adjacent P type doped region spacing in a second direction, d is the 2nd adjacent P type doped region spacing in a second direction, e is a described P type doped region and the 2nd P type doped region spacing in a first direction in described transition region.
5. semiconductor device according to claim 2, it is characterized in that, connect between described active area and potential dividing ring region in the transition region of transition, the end of a described P type doped region extends outward multiple furcation, and described furcation connects with described 2nd P type doped region.
6. semiconductor device according to claim 5, it is characterized in that, a described P type doped region and the 2nd P type doped region meet following relation: a>b, c>d, a+b>c+d, wherein, a is a described P type doped region width in a second direction, b is described 2nd P type doped region width in a second direction, c is an adjacent P type doped region spacing in a second direction, and d is the 2nd adjacent P type doped region spacing in a second direction.
7. semiconductor device according to claim 2, is characterized in that, in the vertical direction perpendicular to described domain plane, described semiconductor device comprises:
Semiconductor substrate;
The epitaxial loayer of N-type doping, described epitaxial loayer is positioned in described Semiconductor substrate;
Wherein, the semiconductor device in described active area comprises:
The tagma of P type doping, is positioned at described epitaxial loayer;
The source region of N-type doping, is positioned at described tagma, has interval between the border in described source region and the border in described tagma;
Grid structure, be positioned on described epitaxial loayer, described grid structure at least covers the interval between the border in described source region and the border in described tagma;
A described P type doped region, is positioned at described epitaxial loayer and from the bottom in described tagma to downward-extension;
Semiconductor device in described potential dividing ring comprises:
3rd P type doped region, is positioned at described epitaxial loayer;
Described 2nd P type doped region, is positioned at described epitaxial loayer and from the bottom of described 3rd P type doped region to downward-extension.
8. semiconductor device according to claim 7, is characterized in that, described epitaxial loayer is multilayer lamination structure.
9. the reticle for the manufacture of the semiconductor device of super-junction structure, the domain plane of described semiconductor device includes source region and is positioned at the potential dividing ring region of periphery, described active area, it is characterized in that, described reticle has multiple first figures extended along first direction in described active area, described multiple first figure is equidistantly arranged in a second direction, described reticle has the multiple second graphs extended along first direction in described potential dividing ring region, described multiple second graph is equidistantly arranged in a second direction, described first figure minimum repeat size is in a second direction greater than described second graph minimum repeat size in a second direction.
10. reticle according to claim 9, is characterized in that, connects in the transition region of transition between described active area and potential dividing ring region, described first figure and second graph separated.
11. reticle according to claim 9, is characterized in that, connect in the transition region of transition between described active area and potential dividing ring region, and the end of described first figure extends outward multiple furcation, and described furcation connects with described second graph.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520544827.9U CN204857728U (en) | 2015-07-24 | 2015-07-24 | Semiconductor device and photoetching version that surpass knot structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520544827.9U CN204857728U (en) | 2015-07-24 | 2015-07-24 | Semiconductor device and photoetching version that surpass knot structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204857728U true CN204857728U (en) | 2015-12-09 |
Family
ID=54748254
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520544827.9U Active CN204857728U (en) | 2015-07-24 | 2015-07-24 | Semiconductor device and photoetching version that surpass knot structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204857728U (en) |
-
2015
- 2015-07-24 CN CN201520544827.9U patent/CN204857728U/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2937907B1 (en) | Vertical semiconductor device, and method of manufacturing the vertical semiconductor device | |
| JP5833277B1 (en) | Semiconductor device | |
| CN105470307A (en) | Trench gate power transistor and manufacturing method therefor | |
| CN107768442A (en) | Superjunction devices and its manufacture method | |
| US20120280311A1 (en) | Trench-gate mosfet device and method for making the same | |
| US9991376B2 (en) | High voltage MOSFET devices and methods of making the devices | |
| DE102004041198A1 (en) | Lateral semiconductor component to act as a field-effect transistor has a semiconductor body with first and second sides forming front and rear sides respectively | |
| CN107768443B (en) | Super junction device and manufacturing method thereof | |
| CN104992963A (en) | Semiconductor device with super junction structure, manufacturing method thereof, and photomask | |
| CN113169229B (en) | Silicon carbide semiconductor device and method for manufacturing same | |
| TW201537750A (en) | Semiconductor device | |
| JP2008153620A (en) | Semiconductor device | |
| CN107994074B (en) | Trench gate super junction device and manufacturing method thereof | |
| JP2006261562A (en) | Semiconductor device | |
| CN111223931B (en) | Trench MOSFET and manufacturing method thereof | |
| CN104638020A (en) | Epitaxial layer-based vertical current regulative diode and manufacturing method thereof | |
| CN204857728U (en) | Semiconductor device and photoetching version that surpass knot structure | |
| US10319851B2 (en) | Semiconductor device and method for manufacturing same | |
| CN103094319A (en) | Pinch-off voltage reducing structure of dual-channel high voltage junction field effect transistor (FET) and manufacturing method thereof | |
| CN108269841B (en) | Lateral diffusion metal oxide semiconductor field effect transistor | |
| CN115020486A (en) | LDMOS transistor structure and corresponding manufacturing method | |
| CN104037206A (en) | Super-junction device and manufacturing method thereof | |
| US8039906B2 (en) | High-voltage metal oxide semiconductor device and fabrication method thereof | |
| TWI385802B (en) | High-voltage metal-oxide semiconductor device and fabrication method thereof | |
| JP2009043924A (en) | Diode |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |