CN204515759U - The watchdog circuit of the abnormal forced resetting of a kind of microcontroller - Google Patents

The watchdog circuit of the abnormal forced resetting of a kind of microcontroller Download PDF

Info

Publication number
CN204515759U
CN204515759U CN201520222832.8U CN201520222832U CN204515759U CN 204515759 U CN204515759 U CN 204515759U CN 201520222832 U CN201520222832 U CN 201520222832U CN 204515759 U CN204515759 U CN 204515759U
Authority
CN
China
Prior art keywords
pin
counter module
dog
circuit
mcu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201520222832.8U
Other languages
Chinese (zh)
Inventor
廖志梅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GUANGDONG CORRECTITUDE POWER CURRENCY ELECTRIC CO., LTD.
Original Assignee
Rich Radiance Of Guangzhou Intelligence Electrically Science And Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rich Radiance Of Guangzhou Intelligence Electrically Science And Technology Ltd filed Critical Rich Radiance Of Guangzhou Intelligence Electrically Science And Technology Ltd
Priority to CN201520222832.8U priority Critical patent/CN204515759U/en
Application granted granted Critical
Publication of CN204515759U publication Critical patent/CN204515759U/en
Withdrawn - After Issue legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Debugging And Monitoring (AREA)

Abstract

The utility model discloses the watchdog circuit of the abnormal forced resetting of a kind of microcontroller, comprise a CD4017 counter module, the 2nd CD4017 counter module, 555 pierce circuit modules and level shifting circuit module.Which overcome common house dog hello dog condition simple, easily fed the shortcoming of dog, because the recurrence interval from Row sum-equal matrix, can realize the power-off forced resetting function of long period by mistake, be very practical and effective MCU monitoring circuit, effective settlement procedure runs and flies and deadlock situation.

Description

The watchdog circuit of the abnormal forced resetting of a kind of microcontroller
Technical field
The utility model relates to microcontroller in embedded system (MCU) software and runs reset when flying and the forced resetting circuit under hardware deadlock situation.
Background technology
Microcontroller (MCU) is because being subject to external interference or other cause influence in embedded systems, often there will be the phenomenon of deadlock or program fleet, causes product cisco unity malfunction.Industry uses watchdog technique to solve this problem, and system reset deadlock or race flown by house dog also makes it normally work.House dog is divided into microcontroller house dog and outer watchdog.Inner house dog utilizes MCU internal resource to realize, and comprises internal proprietary house dog or uses timer internal to realize watchdog function.Open after watchdog function, MCU will by software regular to timer again initialize or clearing (feeding dog), once MCU is abnormal, timer will overflow, and internal hardware meeting carry out reset operation to MCU automatically.Outer watchdog refers to the situation increasing watchdog chip or circuit realiration watchdog function in MCU outside.Substantially all use external dedicated watchdog chip at present, pole individual product can use the watchdog circuit of outside designed, designed.Because watchdog chip can meet reset demand during conventional MCU exception.Outer watchdog is opened when powering on, and MCU needs to realize feeding dog function, once MCU is abnormal by the level change of IO pin, feed dog control pin change time-out, outer watchdog will produce reset signal, and reset signal is added to the external reset pin of MCU, makes system reset.
External special watchdog chip or circuit are actually a special timer, when timing then, send overflow pulse, this Puled input on the external reset pin of single-chip microcomputer, thus realizes system reset.Software in time performs dog feeding operation (removing outer watchdog by controlling pin change) in main program cycle, and when guarantee system is normally run, house dog is not overflowed; And when system cloud gray model is abnormal, house dog time-out sends overflow pulse, makes monolithic processor resetting by the RESET pin of single-chip microcomputer.This mode compares internal hardware house dog and software watchdog is more reliable, does not exist and causes because of electrification reset failure the possibility that inner house dog and software watchdog lost efficacy, and shortcoming needs outer distribution chip or circuit.Integrated watchdog circuit conventional is at present a lot, as DS1232, MAX705 ~ 708, MAX791 etc.Fig. 1 is the circuit diagram of DS1232 chip and AT89C52 chip, and single-chip microcomputer is by the feeding-dog signal of P3.3 foot control DS1232, and this feeding-dog signal provided in the opportune moment of master routine, and ensure that DS1232 chip does not overflow, RST pin then remains low level; When single chip microcomputer halt, P3.3 pin no longer provides feeds dog pulse, then after when DS1232 is timed to, RST pin exports high level pulse by monolithic processor resetting.
, there is following defect in existing watchdog circuit:
1, the inner house dog of MCU when this function is not opened by software by inoperative.Inner house dog will be lost efficacy when MCU deadlock.
2, outer watchdog is fed dog pin to be designed to Low level effective or high level effective, and when MCU crashes, the state of hello dog pin is indefinite.If consistent with the significant level that outer watchdog feeds dog pin, outer watchdog will be caused to lose efficacy.
3, to feed dog condition simple for outer watchdog, is generally low and high level and changes, system be interfered or MCU software anomaly time easy mistake generation hello dog condition, make outer watchdog cisco unity malfunction.
4, outer watchdog reset signal is directly connected on the resetting pin of MCU, and when MCU deadlock, MCU internal protection gets up, can not normal reset MCU by this pin.
5, outer watchdog be with MCU resetting pin with the use of, reset level is all shorter for effective time, generally at Millisecond, is not suitable for carrying out power-off restoration.All contain larger electric capacity in system, the electric quantity consumption of storage can not effectively fall by the power failure of Millisecond, therefore can not realize power-off restoration.
Utility model content
The purpose of this utility model is the watchdog circuit providing the abnormal forced resetting of a kind of reliable microcontroller, makes MCU no matter fly, with under deadlock situation, all can effectively reset to system in software race, thus the reliability service of the system of guarantee, product.
The watchdog circuit of the abnormal forced resetting of microcontroller described in the utility model, comprises a CD4017 counter module, the 2nd CD4017 counter module, 555 pierce circuit modules and level shifting circuit module;
Described level shifting circuit, voltage transitions for the feeding-dog signal inputted by MCU becomes the voltage with a CD4017 counters match, its input end connects the output pin of MCU feeding-dog signal, its output terminal connects the Puled input pin (CLK pin) of a CD4017 counter module, and the feeding-dog signal after level shifting circuit conversion is input to a CD4017 counter module;
Described 555 pierce circuit modules, for the pulse signal of generating period, and are transported to the resetting pin (RST pin) of a CD4017 counter module and the Puled input pin (CLK pin) of the 2nd CD4017 counter module by the pulse signal of generation;
A described CD4017 counter module, its Puled input pin (CLK pin) connects the output terminal of level switch module, resetting pin (RST pin) is then connected with the output terminal of 555 pierce circuit modules, and its data output pin Q8 pin is then connected to the resetting pin (RST pin) of the 2nd CD4017 counter module; It feeds dog pulse by ten, changes into a pulse signal and is supplied to the second counter as reset signal;
2nd CD4017 counter module, its frequency input pin (CLK pin) connects the output terminal of 555 pierce circuit modules, its resetting pin (RST pin) connects the data output pin Q8 of a CD4017 technology device module, its data output pin Q9 is then connected to the power circuit that control MCU works, by power circuit control to the power supply of MCU and power failure; It receives the pulse signal of 555 vibrator circuit modules and the reset signal of a CD4017 counter module, the power supply of control MCU and power failure.
555 pierce circuit modules, the pulse signal in any dutycycle and cycle can be produced, this pulse signal provides Puled input for the 2nd CD4017 counter module, one CD4017 counter module resets by the high level of each pulse simultaneously, and the RST pin high level of a CD4017 counter module is effective.
When the resetting pin (RST) of the 2nd CD4017 counter module remains low level, when namely not performing effective hello dog, continuous 9 pulses that 555 pierce circuit modules produce can make the data output pin Q9 of the 2nd CD4017 counter module become high level from low level, now MCU power circuit can turn off the power supply of MCU, and house dog performs power down function.After time delay to the one-period of 555 pierce circuit modules, the 10th pulse produced can make the data output pin Q9 of the 2nd CD4017 counter module become low level from high level, now MCU power circuit will re-power MCU and other element, and now house dog executes power-off restoration function.Feeding-dog signal input pin (WatchDog) to be continued through within the time of 555 pierce circuit module output low levels when MCU normally runs and input 10 pulses to watchdog circuit, the data output pin Q8 of a CD4017 counter module is made to produce 1 high level pulse, the resetting pin (RST) that this high level pulse is applied to the 2nd CD4017 counter module makes the 2nd CD4017 counter module reset (again counting), is once effectively feed dog like this.As long as performed 1 time effectively feed dog in front 8 pulses of 555 pierce circuit modules, the 2nd CD4017 counter module just can count again, which decreases the complexity of MCU program.
Watchdog circuit described in the utility model, overcome common house dog and feed dog condition simply, easily fed the shortcoming of dog, simultaneously because the recurrence interval can from Row sum-equal matrix by mistake, can realize the power-off forced resetting function of long period, be very practical and effective MCU monitoring circuit.Application testing in commercial production, proves effective settlement procedure race to fly and deadlock situation.
Watchdog circuit described in the utility model, hello dog level demand continuous 10 pulse signals within the set time are just effective.Improve and feed the complicacy of dog, the level change of feeding dog pin that abnormal and interference is caused can not be consistent with effective feeding-dog signal, thus avoid producing and miss hello dog phenomenon, and house dog was lost efficacy.
Meanwhile, its house dog is performed when resetting and is not resetted by the reset pin of MCU, but adopts direct power-off, time delay, the forced resetting mode that re-powers.To be so no matter that software race flies or deadlock situation, effective reset can be realized.
Accompanying drawing explanation
Fig. 1 is a kind of schematic diagram of existing watchdog circuit.
Fig. 2 is the schematic diagram of watchdog circuit described in the utility model.
Fig. 3 is LM2575-3.3 voltage regulator module circuit diagram.
Embodiment
As Fig. 2, a kind of watchdog circuit, comprises a CD4017 counter module, the 2nd CD4017 counter module, 555 pierce circuit modules and level shifting circuit module; Described level shifting circuit, voltage transitions for the feeding-dog signal inputted by MCU becomes the voltage matched with a CD4017 counter module, its input end connects the output pin of MCU feeding-dog signal, its output terminal connects the Puled input pin (CLK pin) of a CD4017 counter module, and the feeding-dog signal after level shifting circuit conversion is input to a CD4017 counter module; Described 555 pierce circuit modules, for production burst signal, and are transported to the resetting pin (RST pin) of a CD4017 counter module and the Puled input pin (CLK pin) of the 2nd CD4017 counter module by the pulse signal of generation; A described CD4017 counter module, its Puled input pin (CLK pin) connects level switch module and obtains output terminal, resetting pin (RST pin) is then connected with the output terminal of 555 pierce circuit modules, and its data output pin Q8 pin is then connected to the resetting pin (RST pin) of the 2nd CD4017 counter module; 2nd CD4017 counter module, its Puled input pin (CLK pin) connects the output terminal of 555 pierce circuit modules, its resetting pin (RST pin) connects the data output pin Q8 of a CD4017 technology device module, its data output pin Q9 is then connected to the power circuit that control MCU works, and controls the power supply to MCU by power circuit.
Described 555 pierce circuit modules are 555 basic pierce circuits, it comprises ICM7555 chip, electric capacity C602 is connected between the 5th pin (Cvolt) and GND end of ICM7555 chip, electric capacity C601 is connected between THR end is held with GND, to hold with VCC at R end and be connected, TRIG end is held with THR and is connected, and is connected R602 at DIS end with between GND, between DIS end is held with VCC, be connected R601.The pulse in any dutycycle and cycle can be produced by the parameter adjusting R601, R602, C601.
Described level shifting circuit module is switch triode circuit, during Watch_Dog input low level, exports as high level+12V, matches with a CD4017 counter power supply; During Watch_Dog input high level, export as low level.
The data output pin Q9 of the 2nd CD4017 counter module can connect the 5th pin of LM2575-3.3 voltage stabilizer, by the power supply of LM2575-3.3 voltage regulator module control MCU, as Fig. 3.When the data output pin Q9 output level of the 2nd CD4017 counter module is high level, perform turn-off function, turned off by+3.3V voltage, the MCU now powered by+3.3V and other element will have a power failure, and now house dog performs power failure function.
When after time delay to the one-period of 555 pierce circuit modules, the 10th pulse produced can make the data output pin Q9 of the 2nd CD4017 counter module become low level from high level, now the 5th pin of LM2575-3.3 is low level, its turn-off function lost efficacy, continuation is powered by+3.3V voltage, powered operation again incited somebody to action by the MCU now powered by+3.3V and other element, and now house dog executes power-off restoration function.

Claims (1)

1. a watchdog circuit for the abnormal forced resetting of microcontroller, comprises a CD4017 counter module, the 2nd CD4017 counter module, 555 pierce circuit modules and level shifting circuit module;
Described level shifting circuit, voltage transitions for the feeding-dog signal inputted by MCU becomes the voltage with a CD4017 counters match, its input end connects the output pin of MCU feeding-dog signal, its output terminal connects the Puled input pin (CLK pin) of a CD4017 counter module, and the feeding-dog signal after level shifting circuit conversion is input to a CD4017 counter module;
Described 555 pierce circuit modules, for the pulse signal of generating period, and are transported to the resetting pin (RST pin) of a CD4017 counter module and the Puled input pin (CLK pin) of the 2nd CD4017 counter module by the pulse signal of generation;
A described CD4017 counter module, its Puled input pin (CLK pin) connects the output terminal of level switch module, resetting pin (RST pin) is then connected with the output terminal of 555 pierce circuit modules, and its data output pin Q8 pin is then connected to the resetting pin (RST pin) of the 2nd CD4017 counter module; It feeds dog pulse by ten, changes into a pulse signal and is supplied to the second counter as reset signal;
2nd CD4017 counter module, its frequency input pin (CLK pin) connects the output terminal of 555 pierce circuit modules, its resetting pin (RST pin) connects the data output pin Q8 of a CD4017 technology device module, its data output pin Q9 is then connected to the power circuit that control MCU works, by power circuit control to the power supply of MCU and power failure; It receives the pulse signal of 555 vibrator circuit modules and the reset signal of a CD4017 counter module, the power supply of control MCU and power failure.
CN201520222832.8U 2015-04-14 2015-04-14 The watchdog circuit of the abnormal forced resetting of a kind of microcontroller Withdrawn - After Issue CN204515759U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520222832.8U CN204515759U (en) 2015-04-14 2015-04-14 The watchdog circuit of the abnormal forced resetting of a kind of microcontroller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520222832.8U CN204515759U (en) 2015-04-14 2015-04-14 The watchdog circuit of the abnormal forced resetting of a kind of microcontroller

Publications (1)

Publication Number Publication Date
CN204515759U true CN204515759U (en) 2015-07-29

Family

ID=53713710

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520222832.8U Withdrawn - After Issue CN204515759U (en) 2015-04-14 2015-04-14 The watchdog circuit of the abnormal forced resetting of a kind of microcontroller

Country Status (1)

Country Link
CN (1) CN204515759U (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104750568A (en) * 2015-04-14 2015-07-01 广州市智博光辉电气科技有限公司 Abnormal forced resetting type watchdog circuit of microcontroller
CN107132792A (en) * 2017-05-08 2017-09-05 微迪科技(大连)有限公司 Long-time watchdog timer
CN108427609A (en) * 2017-02-15 2018-08-21 株式会社电装天 Controller and control method for updating program
CN111836275A (en) * 2019-04-18 2020-10-27 宁波市金榜汽车电子有限公司 Method for monitoring wireless communication module by adopting WDT of MCU

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104750568A (en) * 2015-04-14 2015-07-01 广州市智博光辉电气科技有限公司 Abnormal forced resetting type watchdog circuit of microcontroller
CN104750568B (en) * 2015-04-14 2019-03-26 广东正力通用电气有限公司 A kind of watchdog circuit of microcontroller exception forced resetting
CN108427609A (en) * 2017-02-15 2018-08-21 株式会社电装天 Controller and control method for updating program
CN108427609B (en) * 2017-02-15 2021-05-25 株式会社电装天 Controller and control program update method
CN107132792A (en) * 2017-05-08 2017-09-05 微迪科技(大连)有限公司 Long-time watchdog timer
CN111836275A (en) * 2019-04-18 2020-10-27 宁波市金榜汽车电子有限公司 Method for monitoring wireless communication module by adopting WDT of MCU

Similar Documents

Publication Publication Date Title
CN104750568A (en) Abnormal forced resetting type watchdog circuit of microcontroller
CN204515759U (en) The watchdog circuit of the abnormal forced resetting of a kind of microcontroller
CN101216788B (en) Reset control chip and method
CN204926065U (en) Trouble self -resuming device under CPU system degree of depth park mode
CN102163071B (en) Control circuit and power control method during reset thereof
CN112306752B (en) Automatic power-down restarting circuit and corresponding gateway of Internet of things
CN207115391U (en) A kind of automatic reset circuit
CN102866928A (en) Watchdog circuit with power supply managing function
CN104572331B (en) The monitoring module enabled with power monitoring and delayed
CN114116270A (en) Novel embedded system monitoring method
CN205229961U (en) Anti breech lock power -off reset circuit of CMOS singlechip
CN201122942Y (en) Reset circuit
CN104333359B (en) Restart protection circuit suitable for the microprocessing systems many condition of Intelligent bracelet
CN216485106U (en) Power-saving acoustic Doppler current profiler
CN203386143U (en) Remote machine reset device
CN202615379U (en) Watchdog resetting circuit
CN104916104A (en) Intelligent water meter wireless communication and control method
CN103500135A (en) Circuit for monitoring embedded device main program
CN101833480A (en) Method for realizing watchdog by using timer and resetting pin of singlechip
CN207067727U (en) Wireless awakening SCM system
CN202260496U (en) System for achieving management of singlechip power supply based on clock chip
CN107783859B (en) Watchdog circuit capable of configuring reset duration and timing duration
CN203732908U (en) Universal monitor module for agriculture
CN206097092U (en) Adjustable reset pulse's watchdog circuit
CN204203679U (en) Watchdog timer circuit

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right

Effective date of registration: 20180702

Address after: 511450 No. 26 Jin Yu Street, lotus road, Sha Chung Village, Panyu District, Guangzhou, Guangdong

Patentee after: GUANGDONG CORRECTITUDE POWER CURRENCY ELECTRIC CO., LTD.

Address before: 511450 two, 26 Jin Yu Street, lotus road, Sha Chung Village, Panyu District, Guangzhou, Guangdong.

Patentee before: The rich radiance of Guangzhou intelligence electrically Science and Technology Ltd.

TR01 Transfer of patent right
AV01 Patent right actively abandoned

Granted publication date: 20150729

Effective date of abandoning: 20190326

AV01 Patent right actively abandoned