CN204272085U - The correcting circuit of two step TDC - Google Patents
The correcting circuit of two step TDC Download PDFInfo
- Publication number
- CN204272085U CN204272085U CN201420829174.4U CN201420829174U CN204272085U CN 204272085 U CN204272085 U CN 204272085U CN 201420829174 U CN201420829174 U CN 201420829174U CN 204272085 U CN204272085 U CN 204272085U
- Authority
- CN
- China
- Prior art keywords
- stop
- signal
- gate
- input
- counter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Analogue/Digital Conversion (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
The utility model relates to time-to-digit converter (TDC) design field, for solve thickness in two step time-to-digit converters quantize between the error that causes of transmission delay mismatch and the correcting circuit of two step TDC that proposes, compared to crossing the conventional correction methods quantized, the utility model not only can solve transmission delay mismatch error effectively, and avoids and quantize doubling of area or change-over time to thin.For this reason, the technical scheme that the utility model is taked is, the correcting circuit of two step TDC, by one two input and door, one slightly quantize counter, Double-edge D trigger, one three input NOR gate and a three value and gate is formed.The utility model is mainly used in time figure conversion occasions.
Description
Technical field
The utility model relates to time-to-digit converter (TDC) design field, particularly the correction of two step time-to-digit converters.
Technical background
For two traditional step quantizing structures, two input signals are first admitted to thick quantifying unit and measure, and quantization error is then admitted to thin quantifying unit and carries out meticulous measurement subsequently, as shown in Figure 1.Suppose that Start and Stop represents the initial sum stopping pulse of input time respectively, in transmitting procedure, even if Start signal and Stop signal all exist the unmatched problem of transmission delay before entering thickness and quantizing, that is:
τ
1≠τ
2,τ
3≠τ
4(1)
Wherein, τ 1 and τ 2 are respectively Start signal and Stop signal arrives the propagation delay time before slightly quantizing, and τ 3 and τ 4 are that two signals arrive the propagation delay time before carefully quantizing respectively.Finally, whole transmission delay errors will be sent to thin quantification by accumulation, and only can impact thin quantified precision.And for the parallel two step quantizing structures shown in Fig. 2, wherein Start signal and Stop signal are walked abreast and are input to during thickness quantizes, therefore the time delay on transmission path is not mated all will have impact to thickness quantized result, so that whole conversion accuracy be limited in the precision of thick quantification.Although can by the transmit path add Dummy pipe or delay unit corrected, process deviation and device mismatch are inevitable, so that the quantization error that transmission delay mismatch is brought still cannot solve effectively.
In fig. 2, Start signal and Stop signal are τ 1-τ 2 in the transmission delay difference before thick quantification, and the transmission delay difference before arriving thin quantification is τ 3-τ 4.In order to the impact that the delay mismatches eliminated on transmission path causes whole conversion, following relation should be met:
τ
1-τ
2＝τ
3-τ
4(2)
But in reality, due to the existence of process deviation and device mismatch, above formula can not be set up.For this reason, it is very necessary that the impact brought various mismatch condition is analyzed.Process for simplifying the analysis, supposes that the propagation of Start signal in thickness quantizes is synchronous, thus only need discuss to Stop signal delay mismatches problem in a transmission path.Represent with Stop_c signal and arrive the thick Stop signal quantized, and arrive the thin Stop signal quantized with Stop_f signal indication.In a situation as shown in figure 3,
T
error＝τ
2-τ
4>0,τ
1＝τ
3(3)
Namely the transmission delay of Stop_f signal is less than the transmission delay of Stop_c signal, and Stop_f signal arrived before the rising edge of clock signal clk, and Stop_c signal arrives after same rising edge, then cause the thick actual count result C_real quantizing Counter to be C+1, and count results C_ideal desirable for Stop_f signal should be C.Therefore, be timing at transmission delay error Terror, the thick counter that quantizes may count 1 more, thus causes the error of whole quantized result.
Otherwise, when the transmission delay of Stop_f signal is greater than the transmission delay of Stop_c signal, that is:
T
error＝τ
2-τ
4<0,τ
1＝τ
3(4)
And Stop_f signal arrives after the rising edge of clock signal clk, and Stop_c signal arrived before same rising edge, as shown in Figure 4.This situation will cause the thick actual count result C_real quantizing Counter to be C-1, and count results C_ideal desirable for Stop_f signal should be C.Visible, at transmission delay error Terror for time negative, the thick counter that quantizes may lack meter 1, thus causes the error of whole quantized result.
By the analysis to two kinds of special transmission delay time error situations, actual count result C_real many meters 1 or few meter 1 of known thick quantification counter all will cause the error of whole quantized result.In order to eliminate this impact that transmission delay mismatch is brought, conventional method is adopted the method for quantification one to realize error correction in thin quantification, and this method also means the raising to thin Quantitative design requirement, namely with the change-over time of the area doubled or one times for cost.
Summary of the invention
For overcoming the deficiencies in the prior art, the utility model be intended to thickness in solution two step time-to-digit converter quantize between the error that causes of transmission delay mismatch and the bearing calibration that proposes, compared to crossing the conventional correction methods quantized, the utility model not only can solve transmission delay mismatch error effectively, and avoids and quantize doubling of area or change-over time to thin.For this reason, the technical scheme that the utility model is taked is, the correcting circuit of two step TDC, by one two input and door, one slightly quantizes counter, a Double-edge D trigger, one three input NOR gate and a three value and gate are formed, thick quantification counter is that low level triggers, the lowest order slightly quantizing counter is exported the clock end that C0 is connected to Double-edge D trigger, two input signal Start and Stop are connected to the data terminal of this Double-edge D trigger by the Stop_c signal produced with door simultaneously, Start and Stop represents the initial sum stopping pulse of input time respectively, Stop_c signal is connected to the thick Enable Pin quantizing counter, and be used for representing the Stop signal arriving thick quantification, when counter exports each time, Double-edge D trigger all will gather the state of Stop_c, clock status when Stop_f signal arrives thin quantization modules then can be realized by high two FnFn-1 extracting thin quantized result, Stop_f signal indication arrives the thin Stop signal quantized, and output QDFF and Fn, the Fn-1 of Double-edge D trigger are connected to one three input NOR gate and a three value and gate simultaneously.
Output sets high by three value and gate, adds 1 operation to complete to the compensation of thick quantized result; Output sets high by three input NOR gate, subtracts 1 operation to complete to the compensation of thick quantized result.
Compared with the prior art, technical characterstic of the present utility model and effect:
The utility model proposes a kind of correcting circuit in order to solve the impact that in two step time-to-digit converters, between thickness quantification, transmission delay mismatch causes, compared to crossing the conventional correction methods quantized, it not only can solve transmission delay mismatch error effectively, and avoid and quantize doubling of area or change-over time to thin, can correct the two step TDC of transmission delay mismatch error in-T/2 to T/2 in theory.
Accompanying drawing explanation
Fig. 1 tradition two step quantizes frame diagram
Parallel two steps of Fig. 2 quantize frame diagram
Fig. 3 Terror > 0 time error analyzes sequential chart
Fig. 4 Terror < 0 time error analyzes sequential chart
Fig. 5 correcting circuit figure
Correcting circuit sequential during Fig. 6 Terror > 0
Correcting circuit sequential during Fig. 7 Terror < 0
Embodiment
The utility model proposes a kind of correcting circuit, not only can effectively solve thickness quantize between the error effect that causes of transmission delay mismatch, and avoid and quantize doubling of area or change-over time to thin.
The correcting circuit proposed in the utility model as shown in Figure 5, by one two input and door, one slightly quantize counter, Double-edge D trigger, one three input NOR gate and a three value and gate is formed, clock CLK level state when it arrives thick quantization modules and thin quantization modules respectively by analyzing Stop signal, judges whether compensate thick quantized result.In order to judge CLK level state when Stop signal arrives thick quantization modules, need to be set to low level triggering by slightly quantizing counter, the lowest order of counter is exported C0 and is connected to the clock end of Double-edge D trigger, two input signal Start and Stop are connected to the data terminal of this Double-edge D trigger simultaneously by the Stop_c signal produced with door.In addition, Stop_c signal also decides the enable of thick quantification counter, and is used for representing the Stop signal arriving and slightly quantize.When counter exports each time, Double-edge D trigger all will gather the state of Stop_c.Clock status when Stop_f signal arrives thin quantization modules then can be realized by high two FnFn-1 extracting thin quantized result.Also output QDFF and the FnFn-1 of Double-edge D trigger is connected to simultaneously in circuit one three input NOR gate and a three value and gate to complete last Logic judgment.
In order to the operation principle of correcting circuit is described, Fig. 6 and Fig. 7 illustrates the correcting circuit sequential under different situations.When Terror > 0, as shown in Figure 6, after Stop signal reaches, the thick counter that quantizes stops counting.If now Stop_c is in the low level place of CLK clock, then counter counts for the last time and is triggered by clock falling edge, and thus Double-edge D trigger finally collects the level of Stop_c for high, and therefore exporting QDFF is 1.Now, if FnFn-1 is 11, then mean for thin quantification, Stop_f signal be in CLK rising edge clock after 1/4th high level within the scope of.Therefore, the thick counter that quantizes counts 1 less, then need, by three value and gate, output is added a correction bit C_add and set high, add 1 operation to complete to the compensation of thick quantized result.
When Terror < 0, as shown in Figure 7, after Stop signal reaches, the thick counter that quantizes stops counting.If now Stop_c is in the high level place of CLK clock, then counter counts for the last time and is triggered by Stop_c trailing edge, and thus Double-edge D trigger finally collects the level of Stop_c is low, and therefore exporting QDFF is 0.Now, if FnFn-1 is 00, then mean for thin quantification, Stop_f signal be in CLK rising edge clock before 1/4th low level within the scope of.Therefore, the many meters 1 of thick quantification counter, then need, by three input NOR gate, output is subtracted a correction bit C_sub and set high, subtract 1 operation to complete to the compensation of thick quantized result.By above analysis, the correcting circuit that the utility model proposes can complete the precise calibration to delay time error under two kinds of particular cases.
The correcting circuit that the utility model proposes is for completing the correction of transmission delay mismatch in two step time figure conversions.In parallel two step time figure conversions, thick quantification should adopt counter to realize, and needs to be set to low level triggering by slightly quantizing counter simultaneously.Now, the count results of counter is then likely triggered by stopping pulse Stop signal input time.By designed Double-edge D trigger, the state of clock when correct Stop signal arrives can be obtained.High two due to what only adopt in thin quantized result in correcting, therefore special requirement be there is no for the thin structure quantized.After completing all quantifications each time, at the integrated treatment circuit of chip internal, the process to correcting circuit result can be completed.Specifically be implemented as follows: by thick quantized result in this quantification of Logic judgment the need of+1, if needed, thick quantized result+1; By thick quantized result in this quantification of Logic judgment the need of-1, if needed, thick quantized result-1; Thick quantized result after correction and thin quantized result are spliced, finally completes the output of quantized result.
Claims (2)
1. the correcting circuit of a step TDC, it is characterized in that, by one two input and door, one slightly quantizes counter, a Double-edge D trigger, one three input NOR gate and a three value and gate are formed, thick quantification counter is that low level triggers, the lowest order slightly quantizing counter is exported the clock end that C0 is connected to Double-edge D trigger, two input signal Start and Stop are connected to the data terminal of this Double-edge D trigger by the Stop_c signal produced with door simultaneously, Start and Stop represents the initial sum stopping pulse of input time respectively, Stop_c signal is connected to the thick Enable Pin quantizing counter, and be used for representing the Stop signal arriving thick quantification, when counter exports each time, Double-edge D trigger all will gather the state of Stop_c, clock status when Stop_f signal arrives thin quantization modules then can be realized by high two FnFn-1 extracting thin quantized result, Stop_f signal indication arrives the thin Stop signal quantized, and also output QDFF and the FnFn-1 of Double-edge D trigger is connected to simultaneously one three input NOR gate and a three value and gate in circuit.
2. the correcting circuit of two step TDC as claimed in claim 1, it is characterized in that, output sets high by three value and gate, adds 1 operation to complete to the compensation of thick quantized result; Output sets high by three input NOR gate, subtracts 1 operation to complete to the compensation of thick quantized result.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420829174.4U CN204272085U (en) | 2014-12-22 | 2014-12-22 | The correcting circuit of two step TDC |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420829174.4U CN204272085U (en) | 2014-12-22 | 2014-12-22 | The correcting circuit of two step TDC |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204272085U true CN204272085U (en) | 2015-04-15 |
Family
ID=52806930
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420829174.4U Expired - Fee Related CN204272085U (en) | 2014-12-22 | 2014-12-22 | The correcting circuit of two step TDC |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204272085U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104539291A (en) * | 2014-12-22 | 2015-04-22 | 天津大学 | Correcting circuit of two-step TDC |
-
2014
- 2014-12-22 CN CN201420829174.4U patent/CN204272085U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104539291A (en) * | 2014-12-22 | 2015-04-22 | 天津大学 | Correcting circuit of two-step TDC |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102736511B (en) | Time measurement system and time measurement method | |
| CN102565673B (en) | Highly-reliable pulse counting test system based on FPGA (Field Programmable Gate Array) | |
| CN205080373U (en) | Accurate time interval measuring circuit based on delay line interpolation method | |
| CN102882527B (en) | Time-to-digital converter and time-to-digital conversion method | |
| CN100575965C (en) | A kind of method of measuring frequency of single-chip | |
| CN109766233B (en) | Detection circuit and method for sensing NBTI effect delay of processor | |
| CN203069745U (en) | High-precision clock chip output pulse time interval detection apparatus | |
| CN103698602B (en) | A kind of large synchronous cline frequency measuring method of dynamic high precision | |
| CN108170018B (en) | It is a kind of to gate ring-like time-to-digit converter and time digital conversion method | |
| CN104502684A (en) | Method for identifying full-digital peak value arrival time | |
| CN109407500B (en) | Time interval measuring method based on FPGA | |
| CN108445735B (en) | Method for correcting hierarchical TDC (time-to-digital converter) by adopting delay chain structure | |
| CN104539291A (en) | Correcting circuit of two-step TDC | |
| CN103368676A (en) | Periodical pulse signal-based different place data synchronous acquisition method and periodical pulse signal-based different place data synchronous acquisition system | |
| CN103135650B (en) | Current/frequency conversion circuit linearity and symmetry digital compensation method | |
| CN113092858A (en) | High-precision frequency scale comparison system and comparison method based on time-frequency information measurement | |
| CN103176045A (en) | Method and system for pilot frequency bi-phase coincidence detection based on coincidence pulse counting | |
| CN103297054B (en) | Annular time-to-digit converter and method thereof | |
| CN102510327A (en) | Method and device for improving synchronous precision of long-range two-way time comparison modulator-demodulator | |
| CN204272085U (en) | The correcting circuit of two step TDC | |
| CN105187053A (en) | Metastable state eliminating circuit used for TDC | |
| CN113917830B (en) | Cyclic vernier delay chain circuit, time-to-digital converter and signal selection method | |
| CN104639165A (en) | Full-time-domain error correction circuit of two-step TDC | |
| CN203950131U (en) | A kind of high precision time interval measurement device based on FPGA | |
| CN109274376B (en) | Vernier ring-shaped time-to-digital converter capable of compressing maximum conversion time |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20150415 Termination date: 20161222 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |