CN204257215U - Shift register cell, gate driver circuit and display device - Google Patents
Shift register cell, gate driver circuit and display device Download PDFInfo
- Publication number
- CN204257215U CN204257215U CN201420816213.7U CN201420816213U CN204257215U CN 204257215 U CN204257215 U CN 204257215U CN 201420816213 U CN201420816213 U CN 201420816213U CN 204257215 U CN204257215 U CN 204257215U
- Authority
- CN
- China
- Prior art keywords
- transistor
- clock signal
- node
- pole
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The utility model embodiment provides a kind of shift register cell, gate driver circuit and display device, relates to display technique field, solves the problem that the shift register driving force that causes due to threshold voltage loss declines.Described shift register cell comprises the first transistor, load module, the first control module, the second control module, output module.
Description
Technical field
The utility model relates to, and particularly relates to a kind of shift register cell, gate driver circuit and display device.
Background technology
At making liquid crystal display (Liquid Crystal Display, be called for short LCD) or Organic Light Emitting Diode (Organic Light-Emitting Diode, be called for short OLED) display process in, need drive IC (Integrated Circuit, integrated circuit) be made in the non-display area of display panel by binding (Bonding) technique, with to display panel input drive signal.
In order to reduce costs, GOA (Gate Driver on Array is adopted in prior art, array base palte row cutting) technology is by TFT (Thin Film Transistor, Thin Film Transistor (TFT)) gate switch circuit be integrated in display panel array base palte on to form the turntable driving to display panel, thus the part of raster data model IC can be saved.
For OLED display, in the process of display driver, GOA circuit sends line scanning drive singal to each row grid line successively, to open the TFT in each row pixel; Then, data-signal by data line, transfers on the pixel electrode be connected with the drain electrode of TFT through the source electrode of TFT, and described data-signal is converted to electric current driving OLED luminescence display.
In prior art, GOA circuit is made up of the shift register (shift register) of multiple cascade, and the output of every one-level shift register connects the TFT grid in each row pixel cell.Along with display panel is constantly to high definition, high PPI (Pixels Per Inc, the number of pixels that per inch has) trend development, the number of pixels of display panel constantly improves, make shift register within the sweep time of a frame, need the line number of the grid line of scanning constantly to increase.But comprising multiple TFT due to each shift register, described TFT, in the process of Signal transmissions, can produce the loss of threshold voltage.Therefore, cause in the process of line scanning, the pulsewidth of the sweep signal of every a line constantly narrows, thus reduces the driving force of shift register.
Utility model content
Embodiment of the present utility model provides a kind of shift register cell, gate driver circuit and display device, solves the problem that the shift register driving force that causes due to threshold voltage loss declines.
For achieving the above object, embodiment of the present utility model adopts following technical scheme:
The one side of the utility model embodiment, provides a kind of shift register cell, comprising: the first transistor, load module, the first control module, the second control module, output module;
Described load module, connects trigger pip end, the first clock signal terminal, second clock signal end and first node respectively; For the signal according to described first clock signal terminal or the input of described second clock signal end, by the Signal transmissions of described trigger pip end input to described first node;
Described the first transistor, its grid connects described first node, and the first pole connects the 3rd clock signal terminal, and the second pole is connected with described first control module and Section Point; For in conducting and described load module close after, its grid is in vacant state, with make described 3rd clock signal terminal input signal, transfer to described Section Point when not losing the threshold voltage of described the first transistor; When described the first transistor conducting, the Signal transmissions of described 3rd clock signal terminal input is to described first control module;
Described first control module, connects the second pole of the first voltage end, the 3rd node, described 3rd clock signal terminal and described the first transistor respectively; For opening and closing under the control of described 3rd clock signal terminal or described first voltage end input signal, when described first control module is opened, the signal of described first voltage end or described 3rd clock signal terminal input is put on described 3rd node;
Described second control module, connects the second voltage end, described Section Point, described first clock signal terminal, described second clock signal end and described 3rd node respectively; For the signal of the current potential according to described 3rd node, described first clock signal terminal or described second clock signal end input, the voltage of described second voltage end is put on described Section Point;
Described output module, connects described Section Point, described 3rd node, described second voltage end, described second clock signal end and signal output part at the corresponding levels respectively; For the current potential according to described Section Point or described 3rd node, the Signal transmissions of the sweep signal input second clock signal end or described second voltage end input is to described signal output part at the corresponding levels.
The another aspect of the utility model embodiment, provides a kind of gate driver circuit, comprises multistage shift register cell as above.
The another aspect of the utility model embodiment, provides a kind of display device, comprises above-mentioned gate driver circuit.
The another aspect of the utility model embodiment, a kind of driving method of shift register cell being provided, comprising the method for driving any one shift register cell described above, at the first voltage end input low level, when the second voltage end input high level, described method comprises:
First stage, trigger pip end, the first clock signal terminal input low level, second clock signal end and the 3rd clock signal terminal input high level;
Described first clock signal terminal input low level, the low level that described trigger pip end inputs is transferred to first node by described load module; The first transistor conducting, and the high level of the 3rd clock signal terminal input is transferred to Section Point;
Second control module is opened by the low level of described first clock signal input terminal input, and make the high level of described second voltage end input transfer to described Section Point, the current potential maintaining described Section Point is high level;
First control module is opened by the low level of described first clock signal terminal input, the low level of described first voltage end input is transferred to the 3rd node by described first control module, under the control of the 3rd node electronegative potential, the high level that the second voltage end inputs is transferred to signal output part at the corresponding levels by output module;
Subordinate phase, described 3rd clock signal terminal input low level, described trigger pip end, described first clock signal terminal and described second clock signal end input high level;
Described first clock signal terminal and described second clock signal end input high level, described load module is closed, the grid of described the first transistor is in vacant state, making the low level of described 3rd clock signal terminal input, transferring to Section Point when losing without threshold voltage; Under the control of Section Point electronegative potential, the high level that described second clock signal inputs is transferred to described signal output part at the corresponding levels by described output module;
Second control module is closed by the high level of described first clock signal input terminal and the input of described second clock signal end;
First control module is opened by the low level of described 3rd clock signal terminal input, the low level of described 3rd clock signal terminal input is transferred to the 3rd node by described first control module, under the control of the 3rd node electronegative potential, the high level that the second voltage end inputs is transferred to signal output part at the corresponding levels by described output module;
Phase III, described second clock signal end input low level, described trigger pip end, described first clock signal terminal and described 3rd clock signal terminal input high level;
Described load module is opened by described second clock signal end input low level, and the high level that described trigger pip end is inputted transfers to the grid of described the first transistor, and described the first transistor is in cut-off state;
Described first control module is held open state, and the high level of described 3rd clock signal terminal input is transferred to described 3rd node;
Described first clock signal terminal and described 3rd clock signal terminal input high level, described second control module is closed, the current potential of described Section Point keeps low level, and the low level that described second clock signal inputs is transferred to described signal output part at the corresponding levels by described output module;
Fourth stage, described first clock signal terminal input low level, described trigger pip end, described first clock signal terminal and described second clock signal end input high level;
Second control module is opened by described first clock signal terminal input low level, makes the high level of described second voltage end input transfer to described Section Point;
First control module is opened by described first clock signal terminal input low level, makes the low level of the first voltage end input transfer to described 3rd node; Under the control of the 3rd node, the high level of described second voltage end input is transferred to described signal output part at the corresponding levels by described output module.
The utility model embodiment provides a kind of shift register cell, gate driver circuit and display device.Wherein, described shift register cell comprises the first transistor, load module, the first control module, the second control module and output module.So, on the one hand, under the control of the signal of the first clock signal terminal, the input of second clock signal end, load module is opened, the voltage transmission that trigger pip end is inputted to the grid of the first transistor, thus controls the keying of the first transistor; Close again after load module is by the first transistor conducting, at this moment the grid of described the first transistor is in vacant state, by the boot strap of the stray capacitance between the grid of the first transistor and drain electrode, can by the signal of the 3rd clock signal terminal input, when not losing the threshold voltage of the first transistor, by transferring to Section Point after the first transistor.Thus avoid the impact that voltage signal that Section Point receives is subject to threshold voltage.In addition, when the first transistor conducting, can by Signal transmissions to the first control module of the 3rd clock signal terminal input; When described first control module is opened by described 3rd clock signal terminal or the first voltage end input signal, described 3rd clock signal terminal or the first voltage end input signal transfer to the 3rd node.Signal according to the input of the current potential of the 3rd node, the first clock signal terminal or second clock signal end opens and closes the second control module, after described second control module is opened, and can by the voltage transmission of the second voltage end to described Section Point.In addition, the 3rd Controlling vertex can also control output module by the voltage transmission of the second voltage end to signal output part at the corresponding levels, and to make the non-output stage at shift register cell, signal output part at the corresponding levels can not export sweep signal.
On the other hand, can not be subject on the basis of threshold voltage loss at the current potential of Section Point, Section Point also can control the Signal transmissions extremely described signal output part at the corresponding levels that second clock signal end inputs by output module, scans coupled grid line to make signal output part at the corresponding levels.Because shift register cell avoids the loss of transistor self threshold voltage in shift register cell in the process of signal being carried out to displacement output, thus the pulsewidth of the sweep signal making grid line receive can not narrow, and then the driving force of shift register cell can be brought up to.
Accompanying drawing explanation
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
The structural representation of a kind of shift register cell that Fig. 1 a provides for the utility model embodiment;
The structural representation of the another kind of shift register cell that Fig. 1 b provides for the utility model embodiment;
The structural representation of a kind of gate driver circuit that Fig. 2 provides for the utility model embodiment;
The structural representation of the another kind of shift register cell that Fig. 3 provides for the utility model embodiment;
The drive singal sequential chart of a kind of shift register cell that Fig. 4 provides for the utility model embodiment.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, be clearly and completely described the technical scheme in the utility model embodiment, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of the utility model protection.
The utility model embodiment provides a kind of shift register cell, as shown in Figure 1a, can comprise: the first transistor T1, load module 10, first control module 20, second control module 30, output module 40.
Concrete, load module 10, can connect trigger pip end STV, the first clock signal terminal CKC, second clock signal end CKB and first node A respectively.
For the signal inputted according to the first clock signal terminal CKC or second clock signal end CKB, the Signal transmissions inputted by trigger pip end STV is to first node A.
The first transistor T1, its grid connects first node A, and the first pole connects the 3rd clock signal terminal CKA, and the second pole is connected with the first control module 20 and Section Point B.
For in conducting and load module close after, its grid is in vacant state.Now, stray capacitance between the grid of the first transistor T1 and drain electrode, because it has the effect of bootstrapping, the signal that the 3rd clock signal terminal CKA can be inputted, transfers to Section Point B when not losing threshold voltage (Vthp) of the first transistor T1.
In addition, when the first transistor T1 conducting, Signal transmissions to the first control module 20 that the 3rd clock signal terminal CKA inputs.
First control module 20, can connect second pole of the first voltage end VGL, the 3rd node C, the 3rd clock signal terminal CKA and the first transistor T1 respectively.
For opening and closing under the control of the 3rd clock signal terminal CKA or the first voltage end VGL input signal.When the first control module 20 is opened, the signal that the first voltage end VGL or the 3rd clock signal terminal CKA inputs can be put on the 3rd node C.
Second control module 30, can connect the second voltage end VGH, Section Point B, the first clock signal terminal CKC, second clock signal end CKB and the 3rd node C respectively.
For the signal of the current potential according to the 3rd node C, the first clock signal terminal CKC or second clock signal end CKB input, the voltage of the second voltage end VGH is put on institute Section Point B.
Output module 40, connects Section Point B, the 3rd node C, the second voltage end VGH, second clock signal end CKB and signal output part Vout at the corresponding levels respectively.
For the current potential C according to Section Point B or the 3rd node, the Signal transmissions that the signal input second clock signal end CKB or the second voltage end VGH input is to signal output part Vout at the corresponding levels.
It should be noted that, first, in the utility model embodiment, be with the first voltage end VGL input low level or ground connection, the second voltage end VGH input high level is the explanation that example is carried out.
In the case, the first transistor T1 is P-type crystal pipe, and the transistor be connected with grid line in its pixel cell is also P-type crystal pipe.So, the sweep signal that second clock signal end CKB inputs should be low level.Therefore, output module 40, according to the current potential C of the 3rd node, the object that the high level that second voltage end VGH inputs transfers to signal output part Vout at the corresponding levels is, in the non-output stage of shift register cell, avoid described signal output part Vout at the corresponding levels to export sweep signal, thus grid line can be avoided by mistake to open.
The second, as shown in Figure 2, multistage shift register cell (SR1, SR2 as above ... SRn) a kind of gate driver circuit can be formed.
Except last two-stage shift register cell SRn, the signal output part Vout at the corresponding levels of i-th shift register cell is connected with the signal input part phase Input of the i-th+2 shift register cells.Wherein, 1≤i≤n-2, n is the sum of described shift register cell.
In addition, shift register cell (SR1, SR2 at different levels of above-mentioned gate driver circuit ... the signal input part input Input of the first order shift register cell SR1 SRn) connects trigger pip end STV1, and the signal input part input Input of second level shift register cell SR2 connects trigger pip end STV2.Wherein, after trigger pip end STV (comprise STV1, STV2, and STV1 and STV2 being different) inputs trigger pip, gate driver circuit starts to line by line scan to the grid line in display panel.
Three, above-mentioned output module 40, as shown in Figure 1 b, can comprise: the first output sub-module 401 and the second output sub-module 402.
Wherein, the first output sub-module 401, connects the 3rd node C, the second voltage end respectively with VGH and signal output part Vout at the corresponding levels; For the current potential according to the 3rd node C, the Signal transmissions inputted by described second voltage end VGH is to signal output part Vout at the corresponding levels.So, 3rd Controlling vertex C can control the keying of the first output sub-module 401, after the first output sub-module 401 is opened, by the voltage transmission of the second voltage end VGH to signal output part at the corresponding levels, to make the non-output stage at shift register cell, signal output part Vout at the corresponding levels can not export sweep signal.
Second sub-output module 402, connects Section Point B, second clock signal end CKB and signal output part Vout at the corresponding levels respectively; For the current potential according to Section Point B, the sweep signal of second clock signal end input CKB is transferred to signal output part Vout at the corresponding levels.So, Section Point B can control the keying of the second output sub-module 402, after the second output sub-module 402 is opened, when the signal that second clock signal end CKB inputs is sweep signal, described sweep signal can be transferred to described signal output part Vout at the corresponding levels, to make signal output part Vout at the corresponding levels, coupled grid line be scanned.
The utility model embodiment provides a kind of shift register cell, comprises the first transistor, load module, the first control module, the second control module and output module.So, on the one hand, under the control of the signal of the first clock signal terminal, the input of second clock signal end, load module is opened, the voltage transmission that trigger pip end is inputted to the grid of the first transistor, thus controls the keying of the first transistor; Close again after load module is by the first transistor conducting, at this moment the grid of described the first transistor is in vacant state, by the boot strap of the stray capacitance between the grid of the first transistor and drain electrode, can by the signal of the 3rd clock signal terminal input, when not losing the threshold voltage of the first transistor, by transferring to Section Point after the first transistor.Thus avoid the impact that voltage signal that Section Point receives is subject to threshold voltage.In addition, when the first transistor conducting, can by Signal transmissions to the first control module of the 3rd clock signal terminal input; When described first control module is opened by described 3rd clock signal terminal or the first voltage end input signal, described 3rd clock signal terminal or the first voltage end input signal transfer to the 3rd node.Signal according to the input of the current potential of the 3rd node, the first clock signal terminal or second clock signal end opens and closes the second control module, after described second control module is opened, and can by the voltage transmission of the second voltage end to described Section Point.In addition, the 3rd Controlling vertex can also control output module by the voltage transmission of the second voltage end to signal output part at the corresponding levels, and to make the non-output stage at shift register cell, signal output part at the corresponding levels can not export sweep signal.
On the other hand, can not be subject on the basis of threshold voltage loss at the current potential of Section Point, Section Point also can control the Signal transmissions extremely described signal output part at the corresponding levels that second clock signal end inputs by output module, scans coupled grid line to make signal output part at the corresponding levels.Because shift register cell avoids the loss of transistor self threshold voltage in shift register cell in the process of signal being carried out to displacement output, thus the pulsewidth of the sweep signal making grid line receive can not narrow, and then the driving force of shift register cell can be brought up to.
Below, detailed illustrating is carried out to the concrete structure of shift register cell as shown in Figure 1 a or 1b.
As shown in Figure 3, the second output sub-module 402 can comprise:
Transistor seconds T2, its grid is connected with Section Point B, and the first pole connects second clock signal end CKB, and the second pole connects signal output part Vout at the corresponding levels.
First electric capacity C1, its one end is connected with the grid of transistor seconds T2, and the other end connects second pole of transistor seconds T2.
So, when transistor seconds T2 conducting, and when its grid is in vacant state, can by the boot strap of the stray capacitance between its grid and drain electrode, by the sweep signal that second clock signal end CKB inputs, when threshold voltage (Vthp) of transistor seconds T2 can not be lost, export signal output part Vout at the corresponding levels to.Thus can avoid in line scanning process, the phenomenon that the pulsewidth of sweep signal narrows, and then the driving force of shift register cell can be promoted.
In sum, shift register cell, by the boot strap of self stray capacitance of the first transistor T1, avoids the impact that voltage signal that Section Point B receives is subject to threshold voltage.On this basis, also by the boot strap of self stray capacitance of transistor seconds T2, the sweep signal avoiding signal output part Vout at the corresponding levels output is subject to the impact of threshold voltage loss in transmitting procedure.Thus the phenomenon that the pulsewidth avoiding sweep signal narrows gradually in transmitting procedure, therefore, it is possible to improve the driving force of shift register cell.
Load module 10 can comprise:
Third transistor T3, its grid connects the first clock signal terminal CKC, and the first pole is connected with first node A, and the second pole connects trigger pip end STV.
4th transistor T4, its grid connects second clock signal end CKB, and the first pole connects trigger pip end STV, and the second pole is connected with first node A.
As third transistor T3 or the 4th transistor T4 conducting, can the signal that trigger pip end STV inputs be exported to first node A, thus control the current potential of first node A.
First control module 20 can comprise:
5th transistor T5, its grid connects the first clock signal terminal CKC, and the first pole connects the first voltage end VGL, and the second pole is connected with the 3rd node C.When the 5th transistor T5 conducting, the voltage of the 3rd node C is the magnitude of voltage that the first voltage end VGL inputs.
6th transistor T6, its grid connects second pole of the first transistor T1, and the first pole connects the 3rd clock signal terminal CKA, and the second pole is connected with the 3rd node C.When the 6th transistor T6 conducting, the current potential of the 3rd node C is that the 3rd clock signal terminal CKA inputs to the magnitude of voltage of the 3rd node by the first transistor T1.
Second control module 30 can comprise:
7th transistor T7, its grid connects second clock signal end CKB, and the first pole is connected with Section Point B.
8th transistor T8, its grid connects the first clock signal terminal CKC, and the first pole connects Section Point B, and the second pole is connected with the second voltage end VGH.
9th transistor T9, its grid connects the 3rd node C, and the first pole is connected with T7 second pole of the 7th transistor, and the second pole connects the second voltage end VGH.
When after the 8th transistor T8 conducting, the voltage of Section Point B is the voltage that the second voltage end VGH inputs.When the 7th transistor T7 and the 9th transistor T9 conducting simultaneously, the voltage of Section Point B is the voltage that the second voltage end VGH inputs.
First output sub-module 401 can comprise:
Tenth transistor T10, its grid connects the 3rd node C, and the first pole is connected with signal output part Vout at the corresponding levels, and the second pole connects the second voltage end VGH.
Second electric capacity C2, its one end connects the grid of the tenth transistor T10, and the other end is connected with second pole of described tenth transistor T10.
When the tenth transistor T10 conducting, signal output part Vout at the corresponding levels exports the signal that the second voltage end VGH inputs.
Below in conjunction with the sequential chart of shift register cell, as shown in Figure 4, be P-type crystal pipe for the first transistor T1, transistor seconds T2, third transistor T3, the 4th transistor T4, the 5th transistor T5, the 6th transistor T6, the 7th transistor T7, the 8th transistor T8, the 9th transistor T9 and the tenth transistor T10, the course of work of above-mentioned shift register cell is described in detail.Wherein, first of transistor the can be extremely source electrode, second can be extremely drain electrode.
First stage P1, STV=0; CKC=0; CKB=1; CKA=1; Vout=1.It should be noted that, in following examples, " 0 " represents low level; " 1 " represents high level.
First clock signal terminal CKC input low level, the low level that trigger pip end STV inputs is transferred to first node A by third transistor T3 conducting.Because the signal of trigger pip end STV input is when by third transistor T3, have the loss of threshold voltage, therefore, the current potential of A point is VL+|Vthp|.
Under the control of first node A electronegative potential, the first transistor T1 conducting, and the high level that the 3rd clock signal terminal CKA inputs is transferred to Section Point B.Under the control of Section Point B noble potential, transistor seconds T2 is in cut-off state.
The low level that first clock signal input terminal CKC inputs is by the 8th transistor T8 conducting, and the high level that the second voltage end VGH is inputted transfers to Section Point B, thus the current potential maintaining Section Point B is high level.
Simultaneously, the low level that first clock signal terminal CKC inputs is by the 5th transistor T5 conducting, the low level that first voltage end VGL is inputted transfers to the 3rd node C, under the control of the 3rd node electronegative potential, tenth transistor T10 conducting, can transfer to signal output part Vout at the corresponding levels by the high level that the second voltage end VGH inputs.Because the transistor be connected with grid line in pixel cell is similarly P-type crystal pipe, the voltage signal that therefore now signal output part Vout at the corresponding levels exports not is sweep signal, so at first stage P1, grid line does not export sweep signal.
Subordinate phase P2, STV=1; CKC=1; CKB=1; CKA=0; Vout=1.
First clock signal terminal CKC and second clock signal end CKB input high level, the 4th transistor T4 and third transistor T3 is in cut-off state.Due to the first transistor T1 conducting in first stage P2, and in this stage, the grid of the first transistor T1 does not have input high level and is in cut-off state to make the first transistor T1.Therefore, the grid of the first transistor T1 is now in vacant state.So, there is stray capacitance between the grid of the first transistor T1 and drain electrode, and this stray capacitance has boot strap, when drain potential raises, also can be increased by the current potential of grid, constant to guarantee the voltage at stray capacitance two ends.
Concrete, in first stage P1, the first transistor T1 conducting, the current potential of its grid and first node A is VL+|Vthp|, drain electrode and Section Point B are high level (VH), and therefore the magnitude of voltage at the stray capacitance two ends of the first transistor T1 self is VL+|Vthp|-VH.But, at subordinate phase P2, the grid of the first transistor T1 is in vacant state, now the first transistor T1 still conducting, the low level of the low level input that the 3rd clock signal terminal CKA can be inputted like this transfers to Section Point B, makes the current potential of Section Point B be finally low level (VL).Constant in order to ensure the voltage (VL+|Vthp|-VH) at stray capacitance two ends, therefore, by the boot strap of stray capacitance, can by the potential rise of first node A to 2VL+|Vthp|-VH.The first transistor T1 is now operated in the range of linearity.
In sum, by the boot strap of self stray capacitance of the first transistor T1, the low level of the 3rd clock signal terminal input CKA can being made, transferring to Section Point B when losing without threshold voltage.Thus avoid in signals transmission, the phenomenon that the voltage signal pulsewidth causing Section Point B to receive due to the threshold voltage loss of transistor narrows.
Under the control of Section Point B electronegative potential, transistor seconds T2 conducting; The high level that second clock signal CKB inputs is transferred to signal output part Vout at the corresponding levels.Because signal output part Vout at the corresponding levels exports high level, therefore at subordinate phase P2, grid line does not still export sweep signal.
In addition, the first clock signal input terminal CKC and second clock signal end CKB input high level, make the 7th transistor T7 and the 8th transistor T8 be in cut-off state, thus avoid the second voltage end VGH by the voltage boost of Section Point B to high level.
The low level that 3rd clock signal terminal CKA inputs is by the 6th transistor T6 conducting, and the low level that the 3rd clock signal terminal CKA inputs is transferred to the 3rd node C, under the control of the 3rd node C electronegative potential, tenth transistor T10 conducting, thus the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels, export sweep signal to avoid signal output part Vout at the corresponding levels to grid line.
Phase III P3, STV=1; CKC=1; CKB=0; CKA=1; Vout=0.
Second clock signal end CKB input low level is by the 4th transistor T4 conducting, and the high level that trigger pip end STV is inputted transfers to the grid of the first transistor T1, and described the first transistor T1 is in cut-off state.
Due to the non-input high level of grid of the 6th transistor T6, therefore the 6th transistor T6 keeps opening on last stage, and the high level that the 3rd clock signal terminal CKA inputs is transferred to described 3rd node C.Under the control of described 3rd node noble potential, the tenth transistor T10 is made to be in cut-off state.Avoid the tenth transistor T10 and the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels.
First clock signal terminal CKC and the 3rd clock signal terminal CKB input high level, make the 8th transistor T8 and the 7th transistor T7 end, and the current potential of described Section Point B keeps low level.Due at subordinate phase P2, transistor seconds T2 is in conducting state, and its grid is VL-VH with the voltage at drain electrode two ends.And in this stage, the grid of transistor seconds T2 does not have input high level and is in cut-off state to make transistor seconds T2.Therefore, the grid of transistor seconds T2 is in vacant state.So, the stray capacitance formed between the grid of transistor seconds T2 and drain electrode, can keep the voltage at stray capacitance two ends constant by boot strap.Identical with the stray capacitance of the first transistor T1 self principle of booting, because the low level in this stage second clock signal end input is carried out charge (input VL) to the drain electrode of transistor seconds T2, therefore the drain electrode of transistor seconds T2 and the current potential of Section Point B also can increase, and finally stablize to 2VL-VH.Because the absolute value of bootstrap voltage mode (2VL-VH) is larger, thus the conduction property of transistor seconds T2 is strengthened, with the low level making second clock signal end CKB input, when losing without threshold voltage, transfer to described signal output part Vout at the corresponding levels.Now signal output part Vout at the corresponding levels is to grid line output low level, i.e. sweep signal, to scan grid line.
In sum, shift register cell, by the boot strap of self stray capacitance of the first transistor T1, avoids the impact that voltage signal that Section Point B receives is subject to threshold voltage.On this basis, also by the boot strap of self stray capacitance of transistor seconds T2, the sweep signal avoiding signal output part Vout at the corresponding levels output is subject to the impact of threshold voltage loss in transmitting procedure.Thus the phenomenon that the pulsewidth avoiding sweep signal narrows gradually in transmitting procedure, therefore, it is possible to improve the driving force of shift register cell.In addition, shift register cell exports sweep signal at phase III P3, and therefore phase III P3 is the signal output stage of shift register cell.
Fourth stage P4, STV=1; CKC=0; CKB=1; CKA=1; Vout=1.
Described first clock signal terminal CKC input low level, by the 8th transistor T8 conducting, makes the high level output of the second voltage end VGH input to Section Point B.Under the control of described Section Point B high level, described transistor seconds T2 is in cut-off state.
First clock signal terminal CKC input low level is by the 5th transistor T5 conducting, and the low level that the first voltage end VGL is inputted transfers to the 3rd node C.Under the control of the 3rd node C electronegative potential, the tenth transistor T10 conducting, transfers to signal output part Vout at the corresponding levels by the high level that the second voltage end VGH inputs.
Five-stage P5, for fourth stage P4 terminate after until next frame trigger pip end STV input low level is during this period of time again.
The periodic input low level of first clock signal terminal CKC, to make the current potential of Section Point C for low level, thus ensures the unlatching of the tenth transistor T10, with the high level output signal output part Vout at the corresponding levels by the second voltage end input.
In addition, the signal inputted by the first clock signal terminal CKC, second clock signal end CKB and the 3rd clock signal terminal CKA can make the 8th transistor T8, the 7th transistor T7 and the 9th transistor T9 conducting, the current potential of Section Point B is made to be high level, avoid the conducting of transistor seconds T2, and cause signal output part Vout at the corresponding levels output low level by mistake.So, at five-stage P5, signal output part Vout at the corresponding levels exports high level always, thus not to grid line input sweep signal.
It should be noted that, above-mentioned transistor (T1 ~ T10) also can be N-type transistor.When the transistor in shift register cell, and when the transistor be connected with grid line in pixel cell is N-type transistor.Need the sequential to drive singal, and the input signal of circuit adjusts accordingly.
Concrete, the module or transistor AND gate second voltage end VGH that connect the first voltage end VGL in Fig. 1 a, Fig. 1 b or Fig. 2 can be connected, connection second voltage end VGH module or transistor AND gate first voltage end VGL are connected.In addition, need in Fig. 4 to overturn the direction of drive singal.The concrete course of work is same as above, does not repeat them here.
The utility model embodiment provides a kind of display device, comprises any one gate driver circuit as above.There is the beneficial effect identical with the gate driver circuit that the utility model previous embodiment provides, because gate driver circuit has been described in detail in the aforementioned embodiment, repeat no more herein.
This display device is specifically as follows any liquid crystal display product or parts with Presentation Function such as liquid crystal display, LCD TV, digital album (digital photo frame), mobile phone, panel computer.
The utility model embodiment provides a kind of driving method of shift register cell, comprise the method for driving any one shift register cell as above, at the first voltage end VGL input low level, when the second voltage end VGH input high level, described method can comprise:
First stage P1, STV=0; CKC=0; CKB=1; CKA=1; Vout=1.
First clock signal terminal CKC input low level, the low level that trigger pip end STV inputs is transferred to first node A by load module 10; The first transistor T1 conducting, and the high level that the 3rd clock signal terminal CKA inputs is transferred to Section Point B.
Second control module 30 is opened by the low level of the first clock signal C KC input end input, and the high level that the second voltage end VGH is inputted transfers to described Section Point B, and the current potential maintaining Section Point B is high level.
First control module 20 is opened by the low level that the first clock signal terminal CKC inputs, and the low level that the first voltage end VGL inputs is transferred to the 3rd node C by described first control module 20.Under the control of the 3rd node C electronegative potential, the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels by output module 40.Because the transistor be connected with grid line in pixel cell is similarly P-type crystal pipe, the voltage signal that therefore now signal output part Vout at the corresponding levels exports not is sweep signal, so at first stage P1, grid line does not export sweep signal.
Subordinate phase, STV=1; CKC=1; CKB=1; CKA=0; Vout=1.
First clock signal terminal CKC and described second clock signal end CKB input high level, close load module 10.Due to the first transistor T1 conducting in first stage P2, and in this stage, the grid of the first transistor T1 does not have input high level and is in cut-off state to make the first transistor T1.Therefore, the grid of the first transistor T1 is now in vacant state.So, there is stray capacitance between the grid of the first transistor T1 and drain electrode, and this stray capacitance has boot strap, when drain potential raises, also can be increased by the current potential of grid, constant to guarantee the voltage at stray capacitance two ends.Thus the low level that the 3rd clock signal terminal CKA is inputted, Section Point B is transferred to when losing without threshold voltage.Thus avoid in signals transmission, the phenomenon that the voltage signal pulsewidth causing Section Point B to receive due to the threshold voltage loss of transistor narrows.
Under the control of Section Point B electronegative potential, the high level that second clock signal CKB inputs is transferred to signal output part Vout at the corresponding levels by output module 40.Because signal output part Vout at the corresponding levels exports high level, therefore at subordinate phase P2, grid line does not still export sweep signal.
In addition, the second control module 30 is closed by the high level that the first clock signal input terminal CKC and second clock signal end CKB inputs.Thus avoid the second voltage end VGH by the voltage boost of Section Point B to high level.
First control module 20 is opened by the low level that the 3rd clock signal terminal CKA inputs, and the low level that the 3rd clock signal terminal CKA inputs is transferred to the 3rd node C by described first control module 20.Under the control of the 3rd node C electronegative potential, the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels by output module 40, exports sweep signal to avoid signal output part Vout at the corresponding levels to grid line.
Phase III, STV=1; CKC=1; CKB=0; CKA=1; Vout=0.
Load module 10 is opened by second clock signal end CKB input low level, and the high level that trigger pip end STV is inputted transfers to the grid of the first transistor T1, and the first transistor T1 is in cut-off state.
First control module 20 is held open state, and the high level that the 3rd clock signal terminal CKA inputs is transferred to the 3rd node C.
First clock signal terminal CKC and the 3rd clock signal terminal CKB input high level, close the second control module 30, and the current potential of Section Point B keeps low level.The low level that second clock signal CKB inputs is transferred to signal output part Vout at the corresponding levels by output module 40.Now signal output part Vout at the corresponding levels is to grid line output low level, i.e. sweep signal, to scan grid line
Fourth stage, STV=1; CKC=0; CKB=1; CKA=1; Vout=1.
Second control module 30 is opened by the first clock signal terminal CKC input low level, and the high level that the second voltage end VGH is inputted transfers to Section Point B.
First control module 20 is opened by the first clock signal terminal CKC input low level, and the low level that the first voltage end VGL is inputted transfers to the 3rd node C.Under the control of the 3rd node C, the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels by output module 40.
Five-stage P5, for fourth stage P4 terminate after until next frame trigger pip end STV input low level is during this period of time again.
First control module 20 is periodically opened, and to make the current potential of Section Point C for low level, thus ensures that output module 40 is opened, with the high level output signal output part Vout at the corresponding levels by the second voltage end input.
In addition, the signal inputted by the first clock signal terminal CKC, second clock signal end CKB and the 3rd clock signal terminal CKA can make the second control module 30 open to make the current potential of Section Point B be high level, output module 40 exports the signal that second clock signal end CKB inputs to local signal output end vo ut, and causes signal output part Vout at the corresponding levels output low level by mistake.So, at five-stage P5, signal output part Vout at the corresponding levels exports high level always, thus not to grid line input sweep signal.
Below, the driving method of composition graphs 1b and Fig. 3 to the modules in above-mentioned shift register cell and submodule is described in detail.
As shown in Figure 1 b, output module 40 can comprise the first output sub-module 401 and the second output sub-module 402.
Concrete, under the current potential of the 3rd node C is low level situation, the first output sub-module 401 is opened, and the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels.So, 3rd Controlling vertex C can control the keying of the first output sub-module 401, after the first output sub-module 401 is opened, by the voltage transmission of the second voltage end VGH to signal output part at the corresponding levels, to make the non-output stage at shift register cell, signal output part Vout at the corresponding levels can not export sweep signal.
As shown in Figure 3, the first output sub-module 401 can comprise the tenth transistor T10 and the second electric capacity C2.
Drive the method for above-mentioned first output sub-module 401 to comprise, under the current potential of the 3rd node C is low level situation, the tenth transistor T10 conducting, transfers to signal output part Vout at the corresponding levels by the high level that the second voltage end VGH inputs.
In addition, when the current potential of Section Point B is electronegative potential, the Signal transmissions that second clock signal CKB inputs by the second output sub-module 402 is to signal output part Vout at the corresponding levels.So, Section Point B can control the keying of the second output sub-module 402, after the second output sub-module 402 is opened, when the signal that second clock signal end CKB inputs is sweep signal, described sweep signal can be transferred to described signal output part Vout at the corresponding levels, to make signal output part Vout at the corresponding levels, coupled grid line be scanned.
As shown in Figure 3, the second output sub-module 402 can comprise transistor seconds T2 and the first electric capacity C1.
The method of above-mentioned second output sub-module 402 is driven to comprise, when the current potential of Section Point B is electronegative potential, transistor seconds T2 conducting, by the sweep signal of described second clock signal input, when threshold voltage (Vthp) of transistor seconds T2 can not be lost, transfer to described signal output part Vout at the corresponding levels.Thus can avoid in line scanning process, the phenomenon that the pulsewidth of sweep signal narrows, and then the driving force of shift register cell can be promoted.
In addition, at load module 10 as shown in Figure 3, when can comprise third transistor T3 and the 4th transistor T4, the method for load module 10 is driven to comprise:
First clock signal terminal CKC or second clock signal end CKB input low level, respectively by third transistor T3 or the 4th transistor T4 conducting, the low level that trigger pip end STV inputs transfers to first node A.
In the first control module 20 as shown in Figure 3, when can comprise the 5th transistor T5 and the 6th transistor T6, the method for the first control module 20 is driven to comprise:
When the low level that the 3rd clock signal terminal CKA inputs, during by the first transistor T1 by the 6th transistor T6 conducting, the low level that the 3rd clock signal terminal CKA inputs transfers to the 3rd node C; Or,
When the low level that first clock signal terminal CKC inputs is by the 5th transistor T5 conducting, the low level that the first voltage end VGL inputs transfers to the 3rd node C, to be dragged down by the current potential of the 3rd node C.
In the second control module 30 as shown in Figure 3, when can comprise the 7th transistor T7, the 8th transistor T8 and the 9th transistor T9, the method for the second control module 30 is driven to comprise:
When the low level that the first clock signal terminal CKC inputs is by the 8th transistor T8 conducting, the high level output that the second voltage end VGH inputs is to Section Point B; Or
When second clock signal end CKB input low level by the 7th transistor T7 conducting, when the 3rd node C is by the 9th transistor T9 conducting, second voltage end VGH input high level output to Section Point B, so that the current potential of Section Point B is drawn high.
Below in conjunction with the figure of drive singal sequential control shown in the shift register cell described in Fig. 3 and Fig. 4, the driving method of shift register cell is described in detail.Transistor wherein in shift register cell is all for P type.
First stage P1, STV=0; CKC=0; CKB=1; CKA=1; Vout=1.It should be noted that, in following examples, " 0 " represents low level; " 1 " represents high level.
First clock signal terminal CKC input low level, the low level that trigger pip end STV inputs is transferred to first node A by third transistor T3 conducting.Because the signal of trigger pip end STV input is when by third transistor T3, have the loss of threshold voltage, therefore, the current potential of A point is VL+|Vthp|.
Under the control of first node A electronegative potential, the first transistor T1 conducting, and the high level that the 3rd clock signal terminal CKA inputs is transferred to Section Point B.Under the control of Section Point B noble potential, transistor seconds T2 is in cut-off state.
The low level that first clock signal input terminal CKC inputs is by the 8th transistor T8 conducting, and the high level that the second voltage end VGH is inputted transfers to Section Point B, thus the current potential maintaining Section Point B is high level.
Simultaneously, the low level that first clock signal terminal CKC inputs is by the 5th transistor T5 conducting, the low level that first voltage end VGL is inputted transfers to the 3rd node C, under the control of the 3rd node electronegative potential, tenth transistor T10 conducting, can transfer to signal output part Vout at the corresponding levels by the high level that the second voltage end VGH inputs.Because the transistor be connected with grid line in pixel cell is similarly P-type crystal pipe, the voltage signal that therefore now signal output part Vout at the corresponding levels exports not is sweep signal, so at first stage P1, grid line does not export sweep signal.
Subordinate phase P2, STV=1; CKC=1; CKB=1; CKA=0; Vout=1.
First clock signal terminal CKC and second clock signal end CKB input high level, the 4th transistor T4 and third transistor T3 is in cut-off state.Due to the first transistor T1 conducting in first stage P2, and in this stage, the grid of the first transistor T1 does not have input high level and is in cut-off state to make the first transistor T1.Therefore, the grid of the first transistor T1 is now in vacant state.So, there is stray capacitance between the grid of the first transistor T1 and drain electrode, and this stray capacitance has boot strap, when drain potential raises, also can be increased by the current potential of grid, constant to guarantee the voltage at stray capacitance two ends.
Concrete, in first stage P1, the first transistor T1 conducting, the current potential of its grid and first node A is VL+|Vthp|, drain electrode and Section Point B are high level (VH), and therefore the magnitude of voltage at the stray capacitance two ends of the first transistor T1 self is VL+|Vthp|-VH.But, at subordinate phase P2, the grid of the first transistor T1 is in vacant state, now the first transistor T1 still conducting, the low level of the low level input that the 3rd clock signal terminal CKA can be inputted like this transfers to Section Point B, makes the current potential of Section Point B be finally low level (VL).Constant in order to ensure the voltage (VL+|Vthp|-VH) at stray capacitance two ends, therefore, by the boot strap of stray capacitance, can by the potential rise of first node A to 2VL+|Vthp|-VH.The first transistor T1 is now operated in the range of linearity.
In sum, by the boot strap of self stray capacitance of the first transistor T1, the low level of the 3rd clock signal terminal input CKA can being made, transferring to Section Point B when losing without threshold voltage.Thus avoid in signals transmission, the phenomenon that the voltage signal pulsewidth causing Section Point B to receive due to the threshold voltage loss of transistor narrows.
Under the control of Section Point B electronegative potential, transistor seconds T2 conducting; The high level that second clock signal CKB inputs is transferred to signal output part Vout at the corresponding levels.Because signal output part Vout at the corresponding levels exports high level, therefore at subordinate phase P2, grid line does not still export sweep signal.
In addition, the first clock signal input terminal CKC and second clock signal end CKB input high level, make the 7th transistor T7 and the 8th transistor T8 be in cut-off state, thus avoid the second voltage end VGH by the voltage boost of Section Point B to high level.
The low level that 3rd clock signal terminal CKA inputs is by the 6th transistor T6 conducting, and the low level that the 3rd clock signal terminal CKA inputs is transferred to the 3rd node C, under the control of the 3rd node C electronegative potential, tenth transistor T10 conducting, thus the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels, export sweep signal to avoid signal output part Vout at the corresponding levels to grid line.
Phase III P3, STV=1; CKC=1; CKB=0; CKA=1; Vout=0.
Second clock signal end CKB input low level is by the 4th transistor T4 conducting, and the high level that trigger pip end STV is inputted transfers to the grid of the first transistor T1, and described the first transistor T1 is in cut-off state.
Due to the non-input high level of grid of the 6th transistor T6, therefore the 6th transistor T6 keeps opening on last stage, and the high level that the 3rd clock signal terminal CKA inputs is transferred to described 3rd node C.Under the control of described 3rd node noble potential, the tenth transistor T10 is made to be in cut-off state.Avoid the tenth transistor T10 and the high level that the second voltage end VGH inputs is transferred to signal output part Vout at the corresponding levels.
First clock signal terminal CKC and the 3rd clock signal terminal CKB input high level, make the 8th transistor T8 and the 7th transistor T7 end, and the current potential of described Section Point B keeps low level.Due at subordinate phase P2, transistor seconds T2 is in conducting state, and its grid is VL-VH with the voltage at drain electrode two ends.And in this stage, the grid of transistor seconds T2 does not have input high level and is in cut-off state to make transistor seconds T2.Therefore, the grid of transistor seconds T2 is in vacant state.So, the stray capacitance formed between the grid of transistor seconds T2 and drain electrode, can keep the voltage at stray capacitance two ends constant by boot strap.Identical with the stray capacitance of the first transistor T1 self principle of booting, because the low level in this stage second clock signal end input is carried out charge (input VL) to the drain electrode of transistor seconds T2, therefore the drain electrode of transistor seconds T2 and the current potential of Section Point B also can increase, and finally stablize to 2VL-VH.Because the absolute value of bootstrap voltage mode (2VL-VH) is larger, thus the conduction property of transistor seconds T2 is strengthened, with the low level making second clock signal end CKB input, when losing without threshold voltage, transfer to described signal output part Vout at the corresponding levels.Now signal output part Vout at the corresponding levels is to grid line output low level, i.e. sweep signal, to scan grid line.
In sum, shift register cell, by the boot strap of self stray capacitance of the first transistor T1, avoids the impact that voltage signal that Section Point B receives is subject to threshold voltage.On this basis, also by the boot strap of self stray capacitance of transistor seconds T2, the sweep signal avoiding signal output part Vout at the corresponding levels output is subject to the impact of threshold voltage loss in transmitting procedure.Thus the phenomenon that the pulsewidth avoiding sweep signal narrows gradually in transmitting procedure, therefore, it is possible to improve the driving force of shift register cell.In addition, shift register cell exports sweep signal at phase III P3, and therefore phase III P3 is the signal output stage of shift register cell.
Fourth stage P4, STV=1; CKC=0; CKB=1; CKA=1; Vout=1.
Described first clock signal terminal CKC input low level, by the 8th transistor T8 conducting, makes the high level output of the second voltage end VGH input to Section Point B.Under the control of described Section Point B high level, described transistor seconds T2 is in cut-off state.
First clock signal terminal CKC input low level is by the 5th transistor T5 conducting, and the low level that the first voltage end VGL is inputted transfers to the 3rd node C.Under the control of the 3rd node C electronegative potential, the tenth transistor T10 conducting, transfers to signal output part Vout at the corresponding levels by the high level that the second voltage end VGH inputs.
Five-stage P5, for fourth stage P4 terminate after until next frame trigger pip end STV input low level is during this period of time again.
The periodic input low level of first clock signal terminal CKC, to make the current potential of Section Point C for low level, thus ensures the unlatching of the tenth transistor T10, with the high level output signal output part Vout at the corresponding levels by the second voltage end input.
In addition, the signal inputted by the first clock signal terminal CKC, second clock signal end CKB and the 3rd clock signal terminal CKA can make the 8th transistor T8, the 7th transistor T7 and the 9th transistor T9 conducting, the current potential of Section Point B is made to be high level, avoid the conducting of transistor seconds T2, and cause signal output part Vout at the corresponding levels output low level by mistake.So, at five-stage P5, signal output part Vout at the corresponding levels exports high level always, thus not to grid line input sweep signal.
One of ordinary skill in the art will appreciate that: all or part of step realizing said method embodiment can have been come by the hardware that programmed instruction is relevant, aforesaid program can be stored in a computer read/write memory medium, this program, when performing, performs the step comprising said method embodiment; And aforesaid storage medium comprises: ROM, RAM, magnetic disc or CD etc. various can be program code stored medium.
The above; be only embodiment of the present utility model; but protection domain of the present utility model is not limited thereto; anyly be familiar with those skilled in the art in the technical scope that the utility model discloses; change can be expected easily or replace, all should be encompassed within protection domain of the present utility model.Therefore, protection domain of the present utility model should be as the criterion with the protection domain of described claim.
Claims (10)
1. a shift register cell, is characterized in that, comprising: the first transistor, load module, the first control module, the second control module, output module;
Described load module, connects trigger pip end, the first clock signal terminal, second clock signal end and first node respectively; For the signal according to described first clock signal terminal or the input of described second clock signal end, by the Signal transmissions of described trigger pip end input to described first node;
Described the first transistor, its grid connects described first node, and the first pole connects the 3rd clock signal terminal, and the second pole is connected with described first control module and Section Point; For in conducting and described load module close after, its grid is in vacant state, with make described 3rd clock signal terminal input signal, transfer to described Section Point when not losing the threshold voltage of described the first transistor; When described the first transistor conducting, the Signal transmissions of described 3rd clock signal terminal input is to described first control module;
Described first control module, connects the second pole of the first voltage end, the 3rd node, described 3rd clock signal terminal and described the first transistor respectively; For opening and closing under the control of described 3rd clock signal terminal or described first voltage end input signal, when described first control module is opened, the signal of described first voltage end or described 3rd clock signal terminal input is put on described 3rd node;
Described second control module, connects the second voltage end, described Section Point, described first clock signal terminal, described second clock signal end and described 3rd node respectively; For the signal of the current potential according to described 3rd node, described first clock signal terminal or described second clock signal end input, the voltage of described second voltage end is put on described Section Point;
Described output module, connects described Section Point, described 3rd node, described second voltage end, described second clock signal end and signal output part at the corresponding levels respectively; For the current potential according to described Section Point or described 3rd node, the Signal transmissions of the signal input second clock signal end or described second voltage end input is to described signal output part at the corresponding levels.
2. shift register cell according to claim 1, is characterized in that, described output module comprises: the first output sub-module and the second output sub-module;
Described first output sub-module, connects described 3rd node, described second voltage end and signal output part at the corresponding levels respectively; For the current potential according to described 3rd node, by the Signal transmissions of described second voltage end input to described signal output part at the corresponding levels;
Described second sub-output module, connects described Section Point, described second clock signal end and described signal output part at the corresponding levels respectively; For the current potential according to described Section Point, the sweep signal of described second clock signal end input is transferred to described signal output part at the corresponding levels.
3. shift register cell according to claim 2, is characterized in that, described second output sub-module comprises:
Transistor seconds, its grid is connected with Section Point, and the first pole connects second clock signal end, and the second pole connects described signal output part at the corresponding levels;
First electric capacity, its one end is connected with the grid of described transistor seconds, and the other end connects the second pole of described transistor seconds.
4. shift register cell according to claim 2, is characterized in that, described first output sub-module comprises:
Tenth transistor, its grid connects described 3rd node, and the first pole is connected with described signal output part at the corresponding levels, and the second pole connects described second voltage end;
Second electric capacity, its one end connects the grid of described tenth transistor, and the other end is connected with the second pole of described tenth transistor.
5. shift register cell according to claim 1, is characterized in that, described load module comprises:
Third transistor, its grid connects described first clock signal terminal, and the first pole is connected with described first node, and the second pole connects described trigger pip end;
4th transistor, its grid connects described second clock signal end, and the first pole connects described trigger pip end, and the second pole is connected with described first node.
6. shift register cell according to claim 1, is characterized in that, described first control module comprises:
5th transistor, its grid connects described first clock signal terminal, and the first pole connects described first voltage end, and the second pole is connected with described 3rd node;
6th transistor, its grid connects the second pole of described the first transistor, and the first pole connects described 3rd clock signal terminal, and the second pole is connected with described 3rd node.
7. shift register cell according to claim 1, is characterized in that, described second control module comprises:
7th transistor, its grid connects described second clock signal end, and the first pole is connected with described Section Point;
8th transistor, its grid connects described first clock signal terminal, and the first pole connects described Section Point, and the second pole is connected with described second voltage end;
9th transistor, its grid connects described 3rd node, and the first pole is connected with the second pole of described 7th transistor, and the second pole connects described second voltage end.
8. the shift register cell according to any one of claim 1-7, it is characterized in that, described the first transistor, described transistor seconds, described third transistor, described 4th transistor, described 5th transistor, described 6th transistor, described 7th transistor, described 8th transistor, described 9th transistor and described tenth transistor are P-type crystal pipe or N-type transistor.
9. a gate driver circuit, is characterized in that, comprises multistage shift register cell as described in any one of claim 1 to 8;
Except last two-stage shift register cell, the signal output part at the corresponding levels of i-th shift register cell is connected with the signal input part of the i-th+2 shift register cells;
Wherein, 1≤i≤n-2, n is the sum of described shift register cell.
10. a display device, is characterized in that, comprises gate driver circuit as claimed in claim 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420816213.7U CN204257215U (en) | 2014-12-18 | 2014-12-18 | Shift register cell, gate driver circuit and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420816213.7U CN204257215U (en) | 2014-12-18 | 2014-12-18 | Shift register cell, gate driver circuit and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204257215U true CN204257215U (en) | 2015-04-08 |
Family
ID=52961498
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420816213.7U Withdrawn - After Issue CN204257215U (en) | 2014-12-18 | 2014-12-18 | Shift register cell, gate driver circuit and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204257215U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104464628A (en) * | 2014-12-18 | 2015-03-25 | 京东方科技集团股份有限公司 | Shifting register unit, driving method of shifting register unit, grid drive circuit and display device |
| WO2017045390A1 (en) * | 2015-09-18 | 2017-03-23 | 京东方科技集团股份有限公司 | Shift register, gate driving circuit and display device |
| CN106997755A (en) * | 2017-05-10 | 2017-08-01 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit, display device |
| CN107093414A (en) * | 2017-07-03 | 2017-08-25 | 京东方科技集团股份有限公司 | A kind of shift register, its driving method, gate driving circuit and display device |
| CN110660362A (en) * | 2018-06-28 | 2020-01-07 | 京东方科技集团股份有限公司 | Shift register and grid drive circuit |
-
2014
- 2014-12-18 CN CN201420816213.7U patent/CN204257215U/en not_active Withdrawn - After Issue
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104464628A (en) * | 2014-12-18 | 2015-03-25 | 京东方科技集团股份有限公司 | Shifting register unit, driving method of shifting register unit, grid drive circuit and display device |
| WO2017045390A1 (en) * | 2015-09-18 | 2017-03-23 | 京东方科技集团股份有限公司 | Shift register, gate driving circuit and display device |
| US10102919B2 (en) | 2015-09-18 | 2018-10-16 | Boe Technology Group Co., Ltd. | Shift register, gate driving circuit and display device |
| CN106997755A (en) * | 2017-05-10 | 2017-08-01 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit, display device |
| CN106997755B (en) * | 2017-05-10 | 2019-06-04 | 京东方科技集团股份有限公司 | Shift register and its driving method, gate driving circuit, display device |
| US10937380B2 (en) | 2017-05-10 | 2021-03-02 | Boe Technology Group Co., Ltd. | Shift register and driving method therefor, gate driving circuit and display apparatus |
| CN107093414A (en) * | 2017-07-03 | 2017-08-25 | 京东方科技集团股份有限公司 | A kind of shift register, its driving method, gate driving circuit and display device |
| CN110660362A (en) * | 2018-06-28 | 2020-01-07 | 京东方科技集团股份有限公司 | Shift register and grid drive circuit |
| US11581051B2 (en) | 2018-06-28 | 2023-02-14 | Boe Technology Group Co., Ltd. | Shift register and driving method thereof, gate drive circuit, and display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104464628A (en) | Shifting register unit, driving method of shifting register unit, grid drive circuit and display device | |
| CN104485086A (en) | Shifting register unit, drive method, grid drive circuit and display device | |
| CN103413531B (en) | A kind of shift register cell, gate driver circuit and display device | |
| CN102629463B (en) | Shift register unit, shift register circuit, array substrate and display device | |
| CN103714792B (en) | A kind of shift register cell, gate driver circuit and display device | |
| CN103021358B (en) | Shifting register unit, gate driving circuit and display device | |
| US9865211B2 (en) | Shift register unit, gate driving circuit and display device | |
| CN103280200B (en) | Shift register unit, gate drive circuit and display device | |
| CN202677790U (en) | Shifting register unit, shifting register and display device | |
| WO2016188367A1 (en) | Shift register unit and driving method therefor, gate driving circuit, and display device | |
| CN104252853A (en) | Shift register unit, driving method, gate drive circuit and display device | |
| CN104361875A (en) | Shifting register unit as well as driving method, grid driving circuit and display device | |
| CN104637462A (en) | Shifting register unit, driving method thereof, grid drive circuit and display device | |
| CN105096803B (en) | Shift register and its driving method, gate driving circuit, display device | |
| CN204257215U (en) | Shift register cell, gate driver circuit and display device | |
| CN104167192B (en) | Shift register unit, gate drive circuit and display device | |
| JP2021061084A (en) | Shift register and driving method thereof, and gate driving circuit and display device | |
| US20150318052A1 (en) | Shift register unit, gate drive circuit and display device | |
| CN104867472A (en) | Shift register unit, gate drive circuit and display device | |
| CN106057147A (en) | Shift register unit and driving method thereof, grid drive circuit, and display device | |
| CN105139801B (en) | Array base palte horizontal drive circuit, shift register, array base palte and display | |
| CN104240765B (en) | Shift register cell and driving method, gate driving circuit and display device | |
| CN106887217A (en) | Shift register cell and its control method, gate driving circuit, display device | |
| CN103413514A (en) | Shifting register unit, shifting register and displaying device | |
| CN107154234A (en) | Shift register cell, driving method, gate driving circuit and display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20150408 Effective date of abandoning: 20170118 |