CN203800033U - Leading wire frame and semiconductor packaging body - Google Patents
Leading wire frame and semiconductor packaging body Download PDFInfo
- Publication number
- CN203800033U CN203800033U CN201320892708.3U CN201320892708U CN203800033U CN 203800033 U CN203800033 U CN 203800033U CN 201320892708 U CN201320892708 U CN 201320892708U CN 203800033 U CN203800033 U CN 203800033U
- Authority
- CN
- China
- Prior art keywords
- support bar
- supporting disk
- lead frame
- semiconductor package
- package body
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Lead Frames For Integrated Circuits (AREA)
Abstract
Description
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320892708.3U CN203800033U (en) | 2013-12-31 | 2013-12-31 | Leading wire frame and semiconductor packaging body |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201320892708.3U CN203800033U (en) | 2013-12-31 | 2013-12-31 | Leading wire frame and semiconductor packaging body |
Publications (1)
Publication Number | Publication Date |
---|---|
CN203800033U true CN203800033U (en) | 2014-08-27 |
Family
ID=51382227
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201320892708.3U Expired - Fee Related CN203800033U (en) | 2013-12-31 | 2013-12-31 | Leading wire frame and semiconductor packaging body |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN203800033U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103715163A (en) * | 2013-12-31 | 2014-04-09 | 日月光封装测试(上海)有限公司 | Lead frame and semiconductor encapsulation |
-
2013
- 2013-12-31 CN CN201320892708.3U patent/CN203800033U/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103715163A (en) * | 2013-12-31 | 2014-04-09 | 日月光封装测试(上海)有限公司 | Lead frame and semiconductor encapsulation |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7977774B2 (en) | Fusion quad flat semiconductor package | |
US6608366B1 (en) | Lead frame with plated end leads | |
US7968998B1 (en) | Side leaded, bottom exposed pad and bottom exposed lead fusion quad flat semiconductor package | |
US9349612B2 (en) | Lead frame | |
JP2009140962A (en) | Semiconductor device and manufacturing method thereof | |
US9363901B2 (en) | Making a plurality of integrated circuit packages | |
CN101859740A (en) | Advanced quad flat non-leaded package and manufacture method thereof | |
US20110263077A1 (en) | Method of assembling semiconductor devices including saw singulation | |
US20160379918A1 (en) | Semiconductor package with small gate clip and assembly method | |
US9978695B1 (en) | Semiconductor device including leadframe with a combination of leads and lands and method | |
JP2008501242A (en) | Flexible lead frame structure and integrated circuit package forming method | |
US7095096B1 (en) | Microarray lead frame | |
US11152288B2 (en) | Lead frames for semiconductor packages | |
US8901722B2 (en) | Semiconductor device with integral heat sink | |
US9508631B1 (en) | Semiconductor device including leadframe with a combination of leads and lands and method | |
CN203800033U (en) | Leading wire frame and semiconductor packaging body | |
CN103715163A (en) | Lead frame and semiconductor encapsulation | |
JP2008153710A (en) | Semiconductor device and manufacturing method thereof | |
JP3185996U (en) | Lead frame assembly | |
CN204011408U (en) | Lead frame and semiconductor package body | |
CN205159315U (en) | Lead frame strip | |
CN216054692U (en) | Novel high-density semiconductor lead frame structure | |
CN104485323A (en) | Lead frame and semiconductor packaging body | |
KR101209472B1 (en) | Lead frame for fabricating semiconductor package and Method for fabricating semiconductor package using the same | |
CN213583769U (en) | High-integration-level lead frame |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20161129 Address after: 201201 room -T3-10-202, No. 5001 East Road, Shanghai, Pudong New Area Patentee after: Advanced integrated circuit manufacturing (Chinese) Co. Ltd. Patentee after: ASE Assembly & Test (Shanghai) Limited Address before: 201203 Shanghai Guo Shou Jing Road, Pudong New Area Zhangjiang hi tech Park No. 669 Patentee before: ASE Assembly & Test (Shanghai) Limited |
|
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20170405 Address after: 201203 Shanghai City, Pudong New Area China (Shanghai) free trade zone 669 GuoShouJing Road No. six building Patentee after: ASE Assembly & Test (Shanghai) Limited Address before: 201201 room -T3-10-202, No. 5001 East Road, Shanghai, Pudong New Area Patentee before: Advanced integrated circuit manufacturing (Chinese) Co. Ltd. Patentee before: ASE Assembly & Test (Shanghai) Limited |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140827 Termination date: 20181231 |