CN203705576U - Signal detection device - Google Patents
Signal detection device Download PDFInfo
- Publication number
- CN203705576U CN203705576U CN201420057098.XU CN201420057098U CN203705576U CN 203705576 U CN203705576 U CN 203705576U CN 201420057098 U CN201420057098 U CN 201420057098U CN 203705576 U CN203705576 U CN 203705576U
- Authority
- CN
- China
- Prior art keywords
- signal
- vin
- high level
- low level
- range detector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Abstract
The utility model provides a signal detection device, belongs to the signal detection technology field, and especially suitable for quality detection before electronic product tapeout. The signal detection device divides an inputted signal Vin to be detected into two paths which are respectively inputted into a high level detector and a low level detector and therefore the signal to be detected is converted into A and B digital pulse signals and outputted. The two digital pulse signals are determined and analyzed through determination of a timing circuit and a comparison monitoring circuit, and whether the signal to be detected is abnormal can be determined, and therefore whether the electronic product sending the Vin signal is qualified is deduced. In the signal detection device, Nyquist sampling of a signal to be detected is not needed, the circuit design is simple, the cost is low, the signal detection device is suitable for the automation field, and is especially suitable for an ITC (In-Circuit-Tester, namely, automatic on-line tester) device in a production line.
Description
Technical field
The utility model relates to input instrument instrument, particularly relates to a kind of signal supervisory instrument.
Background technology
In automatic field, in a lot of situations, need to use signal detection technique.Existing signal detecting method is to use analog to digital converter (ADC) at a high speed to treat detection signal to carry out analog to digital conversion, and then stores, shows and analyze the digital discrete signal that signal to be detected is corresponding.And complete information in order to guarantee that digital discrete signal has comprised signal to be detected, according to nyquist sampling theorem, the sample frequency of analog to digital converter should be the more than 2 times of signal highest frequency to be detected.
Along with the development of technology, signal frequency is more and more higher, and also just more and more higher to the requirement of analog to digital converter sample circuit, corresponding oscillograph and automatic test instrument (ICT equipment) price are often very expensive.
Inventor finds in real work, having a lot of scenes is for example automatic on-line tester at production line ICT(In-Circuit-Tester) equipment the inside, do not need all parameters of detection signal, but some parameter is needed to fast detecting or Real-Time Monitoring.Whether in view of this, the utility model provides a kind of signal supervisory instrument, can have extremely by fast detecting signal, finds in time defective electronic product.
Utility model content
The utility model provides a kind of signal supervisory instrument, comprises match circuit, high level range detector, low level range detector, judges timing circuit and comparison observation circuit, it is characterized in that:
(1) input signal Vin is divided into two-way by match circuit, respectively input high level range detector and low level range detector; Wherein, high level range detector for detection of the high level of Vin whether higher than the high level of Vhh and Vin whether lower than Vhl; Whether low level range detector is for detection of the low level of Vin lower than Vll, and whether the low level of Vin is higher than Vlh; Default datum Vhh, Vhl, Vlh, Vll have the Vll<Vlh<Vhl<Vhh of relation;
(2) high level range detector and low level range detector detect Vin level amplitude, are specially: in the time of Vhl≤Vin≤Vhh, high level range detector output signal A is high level signal, otherwise output signal A is low level signal; In the time of Vll≤Vin≤Vlh, low level range detector output signal B is high level signal, otherwise output signal B is low level signal;
(3) judge that timing circuit is according to the symbol period T of Vin, detect level amplitude the timing of the interior a-signal of every symbol period and B signal, specifically comprise: detect in the n symbol period of Vin, a-signal is that high level while B signal is low level duration CNT1(nT), a-signal is that low level while B signal is low level duration CNT2(nT), and a-signal is the low level duration CNT3(nT that B signal is high level simultaneously), wherein n is positive integer;
(4) relatively observation circuit is used for: by CNT1(nT) compare with the high level lasting time preset value of the n symbol of Vin, whether there is high level lasting time abnormal to monitor Vin; By CNT2(nT) compare along duration preset value with the lifting of the n symbol of Vin, whether there is lifting along abnormal or Vin level overpressure to monitor Vin; By CNT3(nT) compare with the low duration preset value of the n symbol of Vin, whether there is low duration abnormal to monitor Vin.
The utility model can be realized the online detection of electronic product: produce Vin signal by sending control module control electronic product, and be input to described signal supervisory instrument, whether the signal producing with detected electrons product has extremely; If note abnormalities, electronic product is substandard product.
The utlity model has following beneficial effect: do not need signal to carry out complete sampling, can judge easily whether amplitude, dutycycle, rising edge and the negative edge of signal meets the requirements, circuit is realized simple, and equipment price is cheap.Described signal supervisory instrument and method can be applied to automatic test field, and being especially applicable to being applied to production line ICT(In-Circuit-Tester is automatic on-line tester) quality testing of equipment to electronic product.
Accompanying drawing explanation
Fig. 1 is the signal supervisory instrument schematic diagram of the utility model embodiment.
Fig. 2 is the signal supervisory instrument schematic diagram of the online electronic product of the utility model embodiment.
Fig. 3 is the detection schematic diagram of normal Vin signal.
Fig. 4 is the detection schematic diagram of an abnormal Vin signal.
Embodiment
For making the purpose of this utility model, technical scheme and advantage clearer, below in conjunction with accompanying drawing, the utility model is described in further detail.
A kind of signal supervisory instrument, comprises match circuit, high level range detector, low level range detector, judges timing circuit and comparison observation circuit, it is characterized in that:
(1) input signal Vin is divided into two-way by match circuit, respectively input high level range detector and low level range detector; Wherein, high level range detector for detection of the high level of Vin whether higher than the high level of Vhh and Vin whether lower than Vhl; Whether low level range detector is for detection of the low level of Vin lower than Vll, and whether the low level of Vin is higher than Vlh; Default datum Vhh, Vhl, Vlh, Vll have the Vll<Vlh<Vhl<Vhh of relation;
(2) high level range detector and low level range detector detect Vin level amplitude, are specially: in the time of Vhl≤Vin≤Vhh, high level range detector output signal A is high level signal, otherwise output signal A is low level signal; In the time of Vll≤Vin≤Vlh, low level range detector output signal B is high level signal, otherwise output signal B is low level signal;
Preferably, high level range detector and low level range detector form by two voltage comparators that (output of two voltage comparators links together by line and mode, by moving Vcc on resistance to.As long as there is a comparer output low level, output in parallel is low level.Two comparer outputs are all high level, and parallel connection is output as high level), and be provided with two datums of height as decision threshold, by the Vin signal of input, according to threshold judgement, convert digital pulse signal output to.High level range detector of the present utility model and low level range detector, the two is that datum arranges difference, output A, B two pulse signals, is used for respectively judging high level amplitude and the low level amplitude of input signal.
Preferably, match circuit of the present utility model comprises that datum provides circuit.Datum provides the main circuit will be by divider resistance r1 to r8, and power Vcc composition, referring to accompanying drawing 1, for generation of four reference voltages, for high level range detector and low level range detector.Reference voltage level is determined according to high level amplitude and low level amplitude requirement to measured signal Vin.
A-B has three kinds of assembled state to digital signal, being respectively low level-low level (is abbreviated as low-low, represent that a-signal is that low level while B signal is also low level), low level-high level (is abbreviated as low-Gao, represent that a-signal is that low level while B signal is high level), high level-low level (be abbreviated as height-low, represent a-signal be high level simultaneously B signal be low level).Because the high level of Vin is interval and low level interval is nonoverlapping, Vin signal amplitude or drop on high level interval, or drop on low level interval, or drop on outside two intervals, so can not appearring in A-B, combines high level-high level.
Occur that low-low combination has two kinds of situations, the transitional region of the one, Vin signal in rising edge or negative edge, Vlh<Vin<Vhl; The 2nd, Vin signal level overpressure, i.e. Vin>Vhh or Vin<Vll.If therefore low-low assembly time goes beyond the scope, represent that it is that rising edge or negative edge are too slow too slowly that Vin low and high level switches, or Vin abnormal signal.If Vin is normal clock square-wave signal, the order that A-B combination occurs will be: height-low (Vin high level) → low-low (Vin negative edge) → low-Gao (Vin low level) → low-low (Vin rising edge) sequential loop.
(3) judge that timing circuit is according to the symbol period T of Vin, detect level amplitude the timing of the interior a-signal of every symbol period and B signal, specifically comprise: detect in the n symbol period of Vin, a-signal is that high level while B signal is low level duration CNT1(nT), a-signal is that low level while B signal is low level duration CNT2(nT), and a-signal is the low level duration CNT3(nT that B signal is high level simultaneously), wherein n is positive integer;
Preferably, judge that the inner proportion of timing circuit is that f=m/T(f selects according to accuracy requirement, preferably f is more than or equal to 10 times of measured signal frequency, be m preferably greater than or equal to 10 positive integer) high frequency clock clk to the judgement of sampling of A-B signal, the combination that judges A-B is high-low, low-low, low-senior middle school any.Judge that timing circuit inside is also provided with three counter cnt1, cnt2, cnt3, carries out time width counting to height-low, low-low, low-Gao respectively according to the combined result that A-B is different.
Preferably, before a time period T is about to start, by all zero clearings of cnt1, cnt2, cnt3, and after the time period, T started, in the time that each rising edge clock of clk clock or negative edge (sampling and can improve 1 times of precision in two edges) arrive, A-B once being sampled, (clk clock rising edge (or negative edge) is not the count value increase by 1 that triggers cnt1 yet for judgement and timing, the count value that triggers exactly cnt2 or cnt3 increases by 1): if A-B combined decision result is high level-low level, cnt1 counting adds 1; If A-B combined decision result is low level-low level, cnt2 counting adds 1; If A-B combined decision result is low level-high level, cnt3 counting adds 1.In the time that time period T will finish, stop the counting of cnt1, cnt2 and cnt3, the count value of cnt1 is assigned to CNT1 buffer memory, the count value of cnt2 is assigned to CNT2 buffer memory, the count value of cnt3 is assigned to CNT3 buffer memory, then zero clearing cnt1, cnt2, cnt3.CNT1 has represented that in time period T, A is that high level while B is that low level lasting duration, CNT2 have represented in time period T that A, B are all low level lasting duration, CNT3 has represented that in time period T, A is the low level lasting duration that B is high level simultaneously like this.
In embodiment of the present utility model, a described time period T coincides with the n symbol period of Vin signal, thereby the value of the CNT1 of buffer memory, CNT2 and CNT3 is corresponding to CNT1(nT), CNT2(nT) and CNT3(nT).
A described time period T coincides with the n symbol period of Vin signal, both can realize by various synchronizing circuits, also can the signal of electronic product be produced with the control sending and be realized by pick-up unit, as shown in Figure 2.Fig. 2 is the signal supervisory instrument schematic diagram of the online electronic product of the utility model embodiment.In Fig. 2, pick-up unit comprises transmission control module, send specified sequence, the digital signal Vin in designated symbols cycle to signal supervisory instrument, thereby signal supervisory instrument is known the reference position of symbol period and each symbol of Vin signal for controlling electronic product.
Improve in embodiment at one, Vin signal is clock signal, thereby the waveform of the each symbol period of Vin is identical, and therefore the concept of the n symbol period of Vin is equal to arbitrary symbol period of Vin in fact completely.
(4) relatively observation circuit is used for: by CNT1(nT) compare with the high level lasting time preset value of the n symbol of Vin, whether there is high level lasting time abnormal to monitor Vin; By CNT2(nT) compare along duration preset value with the lifting of the n symbol of Vin, whether there is lifting along abnormal or Vin level overpressure to monitor Vin; By CNT3(nT) compare with the low duration preset value of the n symbol of Vin, whether there is low duration abnormal to monitor Vin.
Preferably, relatively observation circuit is also for obtaining CNT1(nT) and CNT3(nT) after, according to CNT1(nT) and CNT3(nT) calculate the dutycycle of Vin, and compare with the dutycycle preset value of Vin, to find whether Vin has dutycycle abnormal.
Wherein, preset value is set according to actual conditions such as the switch speeds of the dutycycle of measured signal Vin and rising edge negative edge.High level lasting time preset value Ta can be made as Vin normal signal high level time and allow minimum duration to allowing the maximum duration; Low duration preset value Tb can be made as the minimum permission duration of Vin normal signal low level time to the maximum permission duration; Lifting can be made as normal signal level along duration preset value Tf and switch the longest permission time, the i.e. maximum time of rising edge and negative edge.Tf generally only sets maximal value, does not establish minimum value, because switching time is short no problem; Switching time, the long poor signal quality that represents, represented that rising edge or negative edge are too slow.
In detecting before the rolling off the production line of actual electronic product, rising edge or the negative edge of the Vin signal that actual electronic product produces meet the requirements, but the reason that CNT2(nT) is still greater than Tf is many times because Vin exists level overpressure, be Vin signal while existing and be greater than Vhh, time and be less than the situation of Vll.When electronic product produces such Vin, generally can think that this product is defective.
In actual use, according to the rising edge negative edge speed of measured signal, or the actual situation about recording of dutycycle can suitably adjust preset value, such as increasing by 10% dynamic range etc.
Fig. 3 example the detection case of normal Vin signal, in this case due to CNT1(nT), CNT2(nT) and CNT3(nT) all approach or equal corresponding preset value, therefore input can not quoted extremely, and signal supervisory instrument finally provides the prompting that electronic product is qualified.
Fig. 4 example the detection case of abnormal Vin signal, in this case because Vin exists level overpressure, be that Vin signal is while existing and be greater than Vhh, time and be less than the situation of Vll, cause CNT1(T) and value CNT3(T) be less than corresponding preset value, and CNT2(T) value much larger than Tf, therefore signal supervisory instrument can provide abnormality warnings in time, or signal is defective or the underproof prompting of electronic product.
Be more than the explanation to the utility model specific embodiment, in concrete implementation process, can be improved appropriately the utility model, to adapt to the concrete needs of concrete condition.Therefore be appreciated that according to embodiment of the present utility model and just play an exemplary role, not in order to limit protection domain of the present utility model.
Claims (2)
1. a signal supervisory instrument, comprises match circuit, high level range detector, low level range detector, judges timing circuit and comparison observation circuit, it is characterized in that:
(1) input signal Vin is divided into two-way by match circuit, respectively input high level range detector and low level range detector; Wherein, high level range detector for detection of the high level of Vin whether higher than the high level of Vhh and Vin whether lower than Vhl; Whether low level range detector is for detection of the low level of Vin lower than Vll, and whether the low level of Vin is higher than Vlh; Default datum Vhh, Vhl, Vlh, Vll have the Vll<Vlh<Vhl<Vhh of relation;
(2) high level range detector and low level range detector detect Vin level amplitude, are specially: in the time of Vhl≤Vin≤Vhh, high level range detector output signal A is high level signal, otherwise output signal A is low level signal; In the time of Vll≤Vin≤Vlh, low level range detector output signal B is high level signal, otherwise output signal B is low level signal;
(3) judge that timing circuit is according to the symbol period T of Vin, detect level amplitude the timing of the interior a-signal of every symbol period and B signal, specifically comprise: detect in the n symbol period of Vin, a-signal is that high level while B signal is low level duration CNT1(nT), a-signal is that low level while B signal is low level duration CNT2(nT), and a-signal is the low level duration CNT3(nT that B signal is high level simultaneously), wherein n is positive integer;
(4) relatively observation circuit is used for: by CNT1(nT) compare with the high level lasting time preset value of the n symbol of Vin, whether there is high level lasting time abnormal to monitor Vin; By CNT2(nT) compare along duration preset value with the lifting of the n symbol of Vin, with monitor Vin whether have lifting along the duration abnormal or Vin level overpressure; By CNT3(nT) compare with the low duration preset value of the n symbol of Vin, whether there is low duration abnormal to monitor Vin.
2. device as claimed in claim 1, is characterized in that: described high level range detector and low level range detector comprise respectively 2 voltage comparators.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420057098.XU CN203705576U (en) | 2014-01-29 | 2014-01-29 | Signal detection device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420057098.XU CN203705576U (en) | 2014-01-29 | 2014-01-29 | Signal detection device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203705576U true CN203705576U (en) | 2014-07-09 |
Family
ID=51055996
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420057098.XU Withdrawn - After Issue CN203705576U (en) | 2014-01-29 | 2014-01-29 | Signal detection device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203705576U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103809059A (en) * | 2014-01-29 | 2014-05-21 | 浙江网新技术有限公司 | Signal detection method and device |
| CN114705943A (en) * | 2022-06-06 | 2022-07-05 | 苏州浪潮智能科技有限公司 | Signal quality detection system, method and computer equipment |
-
2014
- 2014-01-29 CN CN201420057098.XU patent/CN203705576U/en not_active Withdrawn - After Issue
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103809059A (en) * | 2014-01-29 | 2014-05-21 | 浙江网新技术有限公司 | Signal detection method and device |
| CN103809059B (en) * | 2014-01-29 | 2017-04-05 | 中国神华能源股份有限公司 | A kind of signal detecting method and device |
| CN114705943A (en) * | 2022-06-06 | 2022-07-05 | 苏州浪潮智能科技有限公司 | Signal quality detection system, method and computer equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108120919B (en) | integrated circuit time parameter testing circuit and method | |
| CN102393484A (en) | Device for detecting stability of current | |
| CN110440955B (en) | Response time test system for thermal resistance conditioning module | |
| CN101865946B (en) | Alternating current parameter testing system and method of programmable digital integrated circuit | |
| CN103001636B (en) | Single event effect detection method of folding interpolating-type analog-digital conversion device | |
| CN203705576U (en) | Signal detection device | |
| CN103809059A (en) | Signal detection method and device | |
| CN103135650B (en) | Current/frequency conversion circuit linearity and symmetry digital compensation method | |
| CN106646334B (en) | Method and system for calculating metering error of electric energy meter | |
| CN104035051A (en) | Input voltage step response testing method of DC (Direct Current) power converter | |
| CN111934760A (en) | Signal processing transmission delay characteristic detection device and method and terminal equipment | |
| CN201796119U (en) | Programmable digital integrated circuit alternating-current parameter testing system | |
| CN106970319B (en) | Method for measuring shaking-off and shaking-off time of relay | |
| CN104734710A (en) | Test system for ADC chip characteristic parameter test precision | |
| CN109407026B (en) | Evaluation device and method for ultrahigh frequency partial discharge instrument | |
| CN202631664U (en) | Automatic comprehensive tester for testing parameters of potentiometer | |
| CN104714127A (en) | Track circuit traction current interference resistance testing device based on virtual instrument | |
| CN103698728A (en) | Tester for testing measurement accuracy of PMU (Pressure Measuring Unit) and testing method thereof | |
| CN112162226B (en) | Measurement characteristic separation testing device and method and terminal equipment | |
| CN201251601Y (en) | Weak low frequency instant vibration signal detection circuit based on frequency measurement | |
| CN107102283A (en) | A kind of oscilloscope calibrator square wave amplitude measuring system and method | |
| CN103323638A (en) | Multifunctional digital scope meter | |
| RU2013104765A (en) | METHOD FOR MONITORING THE STATE OF THE ELECTRIC NETWORK AND THE ENERGY OBJECT AND THE DEVICE FOR ITS IMPLEMENTATION | |
| CN105717393A (en) | Parameter test system and test method for electronic components | |
| CN204302479U (en) | A kind of capacitor moment open-short circuit tester calibrating installation |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20140709 Effective date of abandoning: 20170405 |