CN203588262U - NVM Express high-speed storage structure based on 3B+SR5690 platform - Google Patents
NVM Express high-speed storage structure based on 3B+SR5690 platform Download PDFInfo
- Publication number
- CN203588262U CN203588262U CN201320797872.6U CN201320797872U CN203588262U CN 203588262 U CN203588262 U CN 203588262U CN 201320797872 U CN201320797872 U CN 201320797872U CN 203588262 U CN203588262 U CN 203588262U
- Authority
- CN
- China
- Prior art keywords
- nvm express
- platform
- chip
- amd
- godson
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 7
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 7
- 239000010703 silicon Substances 0.000 claims abstract description 7
- 238000013500 data storage Methods 0.000 abstract description 6
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000002860 competitive effect Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Landscapes
- Image Generation (AREA)
Abstract
The utility model provides an NVM Express high-speed storage structure based on a 3B+SR5690 platform. A hardware achieving platform of the storage structure comprises a 3B CPU, an AMD north bridge chip SR5690, a BIOS chip, two UNBUFFERD DDR3 DIMM memory chips, an Silicon Motion chip SM750, a VGA display interface, a Broadcom chip 5709, a network connection interface and nine NVM Express interfaces. PCIEX1 signals led out of the AMD north bridge chip SR5690 are respectively connected to PCIE signal ends of the nine NVM Expresses interfaces, a storage structure one board can provide nine NVM Express high-speed storage interfaces, both reliability and safety are high, the NVM Express high-speed storage structure can be widely applied to meet various large data storage demands, particularly large data storage with high requirements for safety.
Description
Technical field:
The utility model relates to a kind of Computer Storage framework; Be specifically related to a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform.
Background technology:
Society is a large data age, and be stored in large data, play a part extremely important and crucial, conventional memory interface comprises SATA and SAS etc. now, but the storage speed of SATA and SAS memory interface can not meet large data age user's demand.
In storage architecture, use Domestic Platform fewer at present, and NVM Express is a kind of special high-performance, extendible memory interface for enterprise-level Client Design, NVM Express storage is following direction and the basis that stores development, based on Godson 3B and AMD SR5690 platform, is one of best platform of current Domestic Platform performance.
NVM Express high speed storing framework based on Godson 3B+AMD SR5690 platform had both adapted to the demand of large data age, there is again independent intellectual property right completely, reliability and security are all higher, can in various large data storage requirement, apply widely, more particularly the large data-storage applications higher to security requirement.
Utility model content:
The utility model provides a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform, to meet the demand of large data age user to data rate memory.
The technical scheme that the utility model provides is: a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform, is characterized in that:
The hardware implementation platform of described storage architecture comprises Godson 3B CPU processor, AMD north bridge chips SR5690, BIOS chip, two UNBUFFERED DDR3 DIMM memory chips, Silicon Motion chip SM750, VGA display interface, broadcom chip 5709, network connection interface and 9 NVM Express interfaces;
Described AMD north bridge chips SR5690 draws PCIEX1 signal and is connected respectively on the PCIE signal end of described 9 NVM Express interfaces.
Preferably, described Godson 3B CPU processor connects respectively described two UNBUFFERED DDR3 DIMM memory chips, described BIOS chip and described AMD north bridge chips SR5690.
Preferably, described AMD north bridge chips SR5690 draws PCIEX1 signal and is converted to described VGA display interface by described Silicon Motion chip SM750.
Preferably, described AMD north bridge chips SR5690 draws PCIEX4 signal and is converted to 10/100/1000 BASE-T network connection interface by described broadcom chip 5709.
With immediate technical scheme ratio, the beneficial effects of the utility model are:
NVM Express high speed storing framework based on Godson 3B+SR5690 platform had both adapted to the demand of large data age, there is again independent intellectual property right completely, reliability and security are all higher, can in various large data storage requirement, apply widely, more particularly security row be required to higher large data-storage applications.
NVM Express storage is following direction and the basis that stores development, based on Godson 3B and AMD SR5690 platform, it is one of best platform of current Domestic Platform performance, in NVM Express storage architecture based on Godson 3B and AMD SR5690 platform, veneer just can provide the high speed storing interface of 9 NVM Express, and therefore it is the technical scheme that competitive edge can be selected and be had very much to following production domesticization storage.
Accompanying drawing explanation:
Fig. 1 realizes theory diagram for the hardware that the utility model provides.
Embodiment:
In order better to understand the utility model, below in conjunction with instantiation progress one, illustrate content of the present utility model:
The utility model provides a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform, it is characterized in that:
The hardware implementation platform of described storage architecture comprises Godson 3B CPU processor, AMD north bridge chips SR5690, BIOS chip, two UNBUFFERED DDR3 DIMM memory chips, Silicon Motion chip SM750, VGA display interface, broadcom chip 5709, network connection interface and nine NVM Express interfaces;
NVM Express is a kind of special high-performance, extendible memory interface for enterprise-level Client Design, on this interface, walk PCIE signal, be similar to SATA interface on the market, AMD north bridge chips SR5690 can draw 9 PCIE signals, these 9 PCIE signals are connected respectively on the PCIE signal of 9 NVM Express interfaces, have realized high speed storing.
Godson 3B CPU processor connects respectively two UNBUFFERED DDR3 DIMM memory chips, BIOS chip and AMD north bridge chips SR5690.
Godson 3B CPU processor is connected with two UNBUFFERED DDR3 DIMM memory chips respectively by two passages, is responsible for processing the data in UNBUFFERED DDR3 DIMM memory chip.
The flash of this system start-up routine is deposited in the representative of BIOS chip, the unloading phase of system, the system start-up routine that leaves BIOS chip the inside in is read Godson 3B CPU processor cache by lpc bus, and then Godson 3B CPU processor starts executive system start-up routine.
AMD north bridge chips SR5690 is responsible for and the communicating by letter and control UNBUFFEREDDDR3 DIMM internal storage data, AGP data in AMD north bridge chips SR5690 internal transmission of Godson 3B CPU processor, and the dominant frequency of Godson 3B CPU processor and the front-side bus frequency of system are provided.
AMD north bridge chips SR5690 draws PCIEX1 signal and is converted to VGA display interface by Silicon Motion chip SM750.
AMD north bridge chips SR5690 draws PCIEX4 signal and is converted to 10/100/1000 BASE-T network connection interface by described broadcom chip 5709.
These are only embodiment of the present utility model, be not limited to the utility model, all within spirit of the present utility model and principle, any modification of making, be equal to replacement, improvement etc., within all should being included in the claim scope of the present utility model that application awaits the reply.
Claims (4)
1. the NVM Express high speed storing framework based on Godson 3B+SR5690 platform, is characterized in that:
The hardware implementation platform of described storage architecture comprises Godson 3B CPU processor, AMD north bridge chips SR5690, BIOS chip, two UNBUFFERED DDR3 DIMM memory chips, Silicon Motion chip SM750, VGA display interface, broadcom chip 5709, network connection interface and 9 NVM Express interfaces;
Described AMD north bridge chips SR5690 draws PCIEX1 signal and is connected respectively on the PCIE signal end of described 9 NVM Express interfaces.
2. a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform as claimed in claim 1, is characterized in that:
Described Godson 3B CPU processor connects respectively described two UNBUFFERED DDR3 DIMM memory chips, described BIOS chip and described AMD north bridge chips SR5690.
3. a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform as claimed in claim 1, is characterized in that:
Described AMD north bridge chips SR5690 draws PCIEX1 signal and is converted to described VGA display interface by described Silicon Motion chip SM750.
4. a kind of NVM Express high speed storing framework based on Godson 3B+SR5690 platform as claimed in claim 1, is characterized in that:
Described AMD north bridge chips SR5690 draws PCIEX4 signal and is converted to 10/100/1000BASE-T network connection interface by described broadcom chip 5709.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320797872.6U CN203588262U (en) | 2013-12-04 | 2013-12-04 | NVM Express high-speed storage structure based on 3B+SR5690 platform |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320797872.6U CN203588262U (en) | 2013-12-04 | 2013-12-04 | NVM Express high-speed storage structure based on 3B+SR5690 platform |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203588262U true CN203588262U (en) | 2014-05-07 |
Family
ID=50586146
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320797872.6U Expired - Lifetime CN203588262U (en) | 2013-12-04 | 2013-12-04 | NVM Express high-speed storage structure based on 3B+SR5690 platform |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203588262U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104636089A (en) * | 2015-02-25 | 2015-05-20 | 浪潮集团有限公司 | Method for accelerating performance of servers of domestic central processing units on basis of NVME (nonvolatile memory express) technology |
| CN111614551A (en) * | 2020-05-15 | 2020-09-01 | 北京光润通科技发展有限公司 | PCIE gigabit Ethernet MAC layer controller and driving method |
-
2013
- 2013-12-04 CN CN201320797872.6U patent/CN203588262U/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104636089A (en) * | 2015-02-25 | 2015-05-20 | 浪潮集团有限公司 | Method for accelerating performance of servers of domestic central processing units on basis of NVME (nonvolatile memory express) technology |
| CN111614551A (en) * | 2020-05-15 | 2020-09-01 | 北京光润通科技发展有限公司 | PCIE gigabit Ethernet MAC layer controller and driving method |
| CN111614551B (en) * | 2020-05-15 | 2022-03-08 | 北京光润通科技发展有限公司 | PCIE gigabit Ethernet MAC layer controller and driving method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20240028207A1 (en) | Near-memory compute module | |
| US20180024958A1 (en) | Techniques to provide a multi-level memory architecture via interconnects | |
| US9348539B1 (en) | Memory centric computing | |
| US9529712B2 (en) | Techniques for balancing accesses to memory having different memory types | |
| MX352450B (en) | Dynamic management of heterogeneous memory. | |
| CN204009695U (en) | A kind of Loongson server mainboard that has high performance chips group | |
| WO2011123361A3 (en) | Mapping rdma semantics to high speed storage | |
| US20160041781A1 (en) | Data buffer with strobe-based primary interface and a strobe-less secondary interface | |
| CN203588262U (en) | NVM Express high-speed storage structure based on 3B+SR5690 platform | |
| US20140195835A1 (en) | System and method for providing power savings in a processor environment | |
| US20160378551A1 (en) | Adaptive hardware acceleration based on runtime power efficiency determinations | |
| CN104615565A (en) | SAS card device with transmission rate reaching 12Gb | |
| Kaczmarski | Thoughts on intel xeon e5-2600 v2 product family performance optimisation–component selection guidelines | |
| CN209281294U (en) | A kind of EEB server master board based on 1621 processor of Shen prestige and Shen Wei ICH2 chipset | |
| CN205942532U (en) | Embedded computer module | |
| CN202583960U (en) | High-capacity cloud computing desktop terminal | |
| Lee et al. | Understanding power-performance relationship of energy-efficient modern DRAM devices | |
| CN202771310U (en) | Double-channel mainboard based on SR5690 | |
| CN202067260U (en) | Buffer memory system for reducing data transmission | |
| CN202771311U (en) | Double-channel mainboard based on SR5690 and SP5100 | |
| CN202771309U (en) | Mainboard based on SR5690 | |
| CN216352080U (en) | High-density industrial control mainboard based on domestic processor | |
| CN203673479U (en) | Small-size multifunctional main board | |
| CN202795144U (en) | Mainboard based on switching rate (SR) 5690 and stack pointer (SP) 5100 | |
| CN203825609U (en) | Storage system of network computer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: WUXI CITY CLOUD COMPUTER CENTER CO., LTD. Effective date: 20150114 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20150114 Address after: 300384 Tianjin city Xiqing District Huayuan Industrial Zone (outer ring) Haitai Huake Street No. 15 1-3 Patentee after: DAWNING INFORMATION INDUSTRY Co.,Ltd. Patentee after: WUXI CITY CLOUD COMPUTING CENTER CO.,LTD. Address before: 300384 Tianjin city Xiqing District Huayuan Industrial Zone (outer ring) Haitai Huake Street No. 15 1-3 Patentee before: DAWNING INFORMATION INDUSTRY Co.,Ltd. |
|
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220113 Address after: 300384 Xiqing District, Tianjin Huayuan Industrial Zone (outside the ring) 15 1-3, hahihuayu street. Patentee after: DAWNING INFORMATION INDUSTRY Co.,Ltd. Address before: 300384 Xiqing District, Tianjin Huayuan Industrial Zone (outside the ring) 15 1-3, hahihuayu street. Patentee before: DAWNING INFORMATION INDUSTRY Co.,Ltd. Patentee before: WUXI CITY CLOUD COMPUTING CENTER CO.,LTD. |
|
| CX01 | Expiry of patent term | ||
| CX01 | Expiry of patent term |
Granted publication date: 20140507 |