CN203376745U - Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus - Google Patents

Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus Download PDF

Info

Publication number
CN203376745U
CN203376745U CN201320488650.6U CN201320488650U CN203376745U CN 203376745 U CN203376745 U CN 203376745U CN 201320488650 U CN201320488650 U CN 201320488650U CN 203376745 U CN203376745 U CN 203376745U
Authority
CN
China
Prior art keywords
pxie
synchronous
bus
frequency signal
cabinet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN201320488650.6U
Other languages
Chinese (zh)
Inventor
李远朝
左中梁
邵晖
张喜庆
俞一鸣
陈柯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai VI Service Network Co Ltd
Original Assignee
Shanghai VI Service Network Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai VI Service Network Co Ltd filed Critical Shanghai VI Service Network Co Ltd
Priority to CN201320488650.6U priority Critical patent/CN203376745U/en
Application granted granted Critical
Publication of CN203376745U publication Critical patent/CN203376745U/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Abstract

The utility model relates to a multi-channel radio-frequency signal synchronous acquisition system based on a PXIe bus. The multi-channel radio-frequency signal synchronous acquisition system is mainly formed by a PXIe computer case, a controller, a synchronous module and a radio-frequency signal acquisition and storage module, wherein the PXIe bus is arranged inside the PXIe computer case, and the controller, the synchronous module and the radio-frequency signal acquisition and storage module are all connected to the PXIe bus of the PXIe computer case through PXIe computer case insertion grooves. According to the multi-channel radio-frequency signal synchronous acquisition system, the route of synchronizing signals and high speed synchronous acquisition, transmission and storage of the signals are built and achieved based on the PXIe bus technology, a synchronous sampling clock and a synchronous triggering signal are generated through the synchronous module to drive multi-channel synchronous acquisition of the radio-frequency signal acquisition and storage module, and users of the multi-channel radio-frequency signal synchronous acquisition system can flexibly configure the number of the computer case and the number of acquisition channels according to requirements. The multi-channel radio-frequency signal synchronous acquisition system has the high synchronous performance and is flexible in configuration.

Description

A kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus
Technical field
The utility model relates to a kind of radiofrequency signal acquisition system, especially a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus.
Background technology
The radiofrequency signal acquisition system is applied to communication and fields of measurement usually, for by radiofrequency signal frequency conversion digitizing, so that application such as the off-line analysis of signal, signal playback.
For hyperchannel radiofrequency signal acquisition system, high sampling rate is very high to the rate requirement of the transmission of data and storage.The mass data that system need to produce the multi-channel signal acquiring module, pass through the bus real-time Transmission, write memory module.
For hyperchannel radiofrequency signal acquisition system, each passage be synchronously very important performance index.Usually in order to guarantee the net synchronization capability gathered, need each acquisition channel to share and gather clock signal, trigger collection signal, and the net synchronization capability difference that in taking into full account each acquisition channel at system with in realizing, unlike signal route, different components cause.
PCI expansion (PXI) system towards instrument system is a kind of surveying instrument system platform of being accepted extensively by industry member.Its upgraded version PXIe platform provides higher bus bandwidth, special-purpose high performance synchronous bus.The PXIe system consists of PXIe cabinet, controller and peripheral module.The radio-frequency module of PXIe bussing technique mating die blocking can flexible configuration communication and test macro, builds the surveying instrument towards various application, such as gps signal synchronous acquisition, Big Dipper signal synchronous collection etc.
Summary of the invention
In order to realize hyperchannel radiofrequency signal synchronous acquisition, the purpose of this utility model has been to propose a kind of radiofrequency signal synchronous based on the PXIe bus, and the user can be according to practical application request, the port number of flexible configuration system.Design in the utility model, met high speed data transfer and storage demand, guaranteed good synchronization performance between different configuration lower channels.
The difference of the port number configured according to acquisition system, can be configured to unit case and multiple cases system.
The hyperchannel radiofrequency signal synchronous based on the PXIe bus the utility model proposes, described synchronous adopts unit case system, by PXIe cabinet 1, controller 2, synchronization module 3 and radiofrequency signal collection and memory module 4, formed, wherein: PXIe cabinet 1 inside is provided with the PXIe bus, and controller 2, synchronization module 3 and radiofrequency signal collection and memory module 4 all are connected on the PXIe bus of PXIe cabinet by PXIe cabinet slot.
In the utility model, described synchronization module 3 comprises sampling clock source 5, trigger signal source 6, reference clock source 7 and External Reference clock 8, the input end of described reference clock source 7 connects External Reference clock 8, output terminal connects the PXIe bus, and the output terminal of sampling clock source 5 and trigger signal source 6 is connected respectively the PXIe bus.
In the utility model, described several unit case Cascade Systems, form the multiple cases system, one of them unit case system is as mainframe box, all the other unit case systems are as from cabinet, and the sampling clock source 6 in each synchronization module 3, trigger signal source 6 are respectively by the PXIe bus on identical connecting line connection mainframe box or the PXIe bus from cabinet.
In the utility model, the inner integrated PXIe bus of PXIe cabinet 1, can transmission reference clock, sampling clock, trigger pip and data message etc.
In the signal acquiring system that the utility model proposes, controller 2 operation acquisition softwares, the work of modules in controller 2, concrete function comprises:
1. operation acquisition software, the reference clock source of configuration synchronization module 3, control synchronization module 3 and produce sampling clock and trigger pips, and it is routed to output port, and specific input end mouth signal is routed to the PXIe bus.
2. operation acquisition software, control radiofrequency signal collection and memory module 4 each passages to radio frequency signal frequency conversion digitizing, by data through the PXIe bus transfer to controller 2, then by controller 2, data are write in the magnetic disk memory of radiofrequency signal collection and memory module 4.
In the acquisition system that the utility model proposes, synchronization module 3 major functions are configurations and produce reference clock, sampling clock and trigger pip.Each signal can route to the PXIe bus for local cabinet modules, also can route to the output port of synchronization module 3, for the synchronization module 3 of other cabinets.The concrete function of synchronization module 3 comprises:
1. use external reference clock or inner high accuracy real-time clock, it is routed to the PXIe bus, as the reference clock source of each module in system.
2. the route of generation sampled clock signal, and control sampled clock signal.
3. generation trigger pip, and the route of control trigger pip.
In the acquisition system that the utility model proposes, each synchronizing signal that radiofrequency signal collection and memory module 4 major functions are based on the PXIe bus realizes each passage radiofrequency signal frequency conversion, collection and storage.Concrete function comprises:
1. the clock on each passage use PXIe bus, as the reference clock, drives this passage frequency converter and collector work, guarantees interchannel timing synchronization performance.
2. the local oscillation signal of each passage frequency converter can connect with daisy chaining, guarantees the net synchronization capability of interchannel local oscillation signal.
3. each passage is used the sampling clock that derives from synchronization module 3 on the PXIe bus as sampling clock, and intermediate-freuqncy signal is gathered.The PXIe bus has guaranteed that synchronization module 3 is to net synchronization capability between the sampling clock of radiofrequency signal collection and memory module 4 each passages.
4. each passage collector uses on the PXIe bus and derives from the trigger pip of synchronization module 3 as the trigger collection signal.The PXIe bus has guaranteed that synchronization module 3 is to net synchronization capability between the trigger pip of radiofrequency signal collection and memory module 4 each passages.
5. each passage collector through the PXIe bus, is sent to controller 2 by image data, and, under the control of controller 2, image data is write in this passage magnetic disk memory.The high bandwidth that the PXIe bus provides meets the demand of multi-channel high-speed data transmission.
The multiple cases system is comprised of a plurality of unit case systems.Reference clock between cabinet, sampling clock, trigger pip connecting line need to be used the signal connecting line identical with the unit case, to have guaranteed the net synchronization capability of all acquisition channels in the system.As shown in Figure 3.
In the multiple cases system, for sampling clock, the output port of mainframe box synchronization module 3 is delivered to sampling clock from cabinet synchronization module 3, and by from cabinet synchronization module 3, sampling clock being delivered to the PXIe bus from cabinet.Sampling clock is produced by mainframe box synchronization module 3, and routes to each passage of each cabinet radiofrequency signal collection and memory module 4 by identical path-length.Thereby the synchronous acquisition of each acquisition channel of different cabinets in the assurance system.
In the multiple cases system, for trigger pip, the output port of mainframe box synchronization module 3 is delivered to trigger pip from cabinet synchronization module 3, and by from cabinet synchronization module 3, trigger pip being delivered to the PXIe bus from cabinet.Trigger pip is produced by mainframe box synchronization module 3, and routes to each passage of each cabinet radiofrequency signal collection and memory module 4 by identical path-length.Thereby the synchronous triggering collection of each acquisition channel of different cabinets in the assurance system.
The beneficial effects of the utility model are: based on the PXIe bussing technique, build a kind of support hyperchannel radiofrequency signal synchronous.The system channel data can configure according to the actual samples demand.Design at the interchannel synchronization aspects has guaranteed the synchronous acquisition performance that system is good.
The accompanying drawing explanation
Fig. 1 is the unit case configuration pie graph of a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus of the utility model.
Fig. 2 is the unit case configuration synchronization module 3 signal link figure of a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus of the utility model.
Fig. 3 is the multiple cases configuration synchronization module 3 signal link figure of a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus of the utility model.
Number in the figure: 1. PXIe cabinet, 2. controller, 3. synchronization module, 4. radiofrequency signal collection and memory module, 5. sampling clock source, 6. trigger signal source, 7. reference clock source, 8. External Reference clock.
Embodiment
Below by specific embodiment, the utility model is further illustrated.
Embodiment 1: following each parts are assembled by mode shown in Fig. 1, and these those skilled in the art all can implement smoothly.PXIe cabinet 1 adopts NI PXIe-1085 cabinet, and its core bus is the PXIe bus, realizes the route of sampling clock and trigger pip.Controller 2 adopts NI PXIe-8135 controller.Synchronization module 3 adopts the combination of NI PXIe-6674T+ NI PXI-6682H, and wherein NI PXIe-6674T can be system and produces sampling clock, and NI PXI-6682T can be system and produces trigger pip.Radiofrequency signal gathers and a passage of memory module 4 can be realized by NI PXIe-5652+NI PXIe-5601+ NI PXIe-7966+ NI 5761+NI 8262+NI HDD8265 combination.Concrete configuration is as shown in table 1.In NI PXIe-1085 cabinet, the radiofrequency signal collection of unit case and storage can be configured at most 3 passages.
Table
Figure 443234DEST_PATH_IMAGE001
Figure 195289DEST_PATH_IMAGE002
As shown in Figure 2, the optionally connected external reference clock that is subject to of clock source in system, to PXIe bus output reference clock.Sampling clock source 5 routes to output port by sampling clock, sampling clock is routed to the PXIe bus after can being connected to input port by radio-frequency cable.Trigger signal source 6 routes to output port by trigger pip, trigger pip is routed to the PXIe bus after can being connected to input port by radio-frequency cable.
As shown in Figure 3, in system, the external reference clock can be connected to mainframe box and from the clock source of cabinet by same cable.Sampled clock signal produces and routes to output port by mainframe box sampling clock source 5, uses same cable that sampled clock signal is connected to mainframe box and from the input port of cabinet, routes to respectively mainframe box and from the PXIe bus of cabinet.Trigger pip produces and routes to output port by mainframe box trigger signal source 6, uses same cable that trigger pip is connected to mainframe box and from the input port of cabinet, routes to respectively mainframe box and from the PXIe bus of cabinet.

Claims (3)

1. the hyperchannel radiofrequency signal synchronous based on the PXIe bus, it is characterized in that synchronous adopts unit case system, by PXIe cabinet (1), controller (2), synchronization module (3) and radiofrequency signal collection and memory module (4), formed, wherein: PXIe cabinet (1) inside is provided with the PXIe bus, and controller (2), synchronization module (3) and radiofrequency signal collection and memory module (4) all are connected on the PXIe bus of PXIe cabinet by PXIe cabinet slot.
2. a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus according to claim 1, the described synchronization module of its feature (3) comprises sampling clock source (5), trigger signal source (6), reference clock source (7) and External Reference clock (8), the input end of described reference clock source (7) connects External Reference clock (8), output terminal connects the PXIe bus, and sampling clock source (5) are connected respectively the PXIe bus with the output terminal of trigger signal source (6).
3. a kind of hyperchannel radiofrequency signal synchronous based on the PXIe bus according to claim 2, it is characterized in that described several unit case Cascade Systems, form the multiple cases system, one of them unit case system is as mainframe box, all the other unit case systems are as from cabinet, and the sampling clock source (5) in each synchronization module (3), trigger signal source (6) are respectively by identical connecting line connection mainframe box or the PXIe bus from cabinet.
CN201320488650.6U 2013-08-12 2013-08-12 Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus Expired - Lifetime CN203376745U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201320488650.6U CN203376745U (en) 2013-08-12 2013-08-12 Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201320488650.6U CN203376745U (en) 2013-08-12 2013-08-12 Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus

Publications (1)

Publication Number Publication Date
CN203376745U true CN203376745U (en) 2014-01-01

Family

ID=49839264

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201320488650.6U Expired - Lifetime CN203376745U (en) 2013-08-12 2013-08-12 Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus

Country Status (1)

Country Link
CN (1) CN203376745U (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104361375A (en) * 2014-11-27 2015-02-18 成都龙腾中远信息技术有限公司 Collecting and processing system of radio-frequency signals
CN104820153A (en) * 2015-05-21 2015-08-05 艾德克斯电子(南京)有限公司 Multi-machine system and synchronization measuring method thereof
US9723727B2 (en) 2015-02-05 2017-08-01 Keysight Technologies, Inc. Modular electronic instrumentation chassis with integrated high performance reference clock and associated methods
CN107356901A (en) * 2017-07-19 2017-11-17 成都普诺科技有限公司 Triple channel positioning using TDOA device
CN109496178A (en) * 2017-06-01 2019-03-19 深圳配天智能技术研究院有限公司 Multiaxis driver, numerical control system and multi-axis robot
CN110222001A (en) * 2019-05-20 2019-09-10 中国科学技术大学 Feedback control system and feedback based on PXIe cabinet
CN110488718A (en) * 2019-09-03 2019-11-22 哈尔滨工业大学 The super full Channels Synchronous Data Acquisition System of multichannel
CN113109773A (en) * 2021-04-13 2021-07-13 武汉卓目科技有限公司 VPX-based distributed radar echo signal simulation system and method

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104361375A (en) * 2014-11-27 2015-02-18 成都龙腾中远信息技术有限公司 Collecting and processing system of radio-frequency signals
US9723727B2 (en) 2015-02-05 2017-08-01 Keysight Technologies, Inc. Modular electronic instrumentation chassis with integrated high performance reference clock and associated methods
CN104820153A (en) * 2015-05-21 2015-08-05 艾德克斯电子(南京)有限公司 Multi-machine system and synchronization measuring method thereof
CN109496178A (en) * 2017-06-01 2019-03-19 深圳配天智能技术研究院有限公司 Multiaxis driver, numerical control system and multi-axis robot
CN107356901A (en) * 2017-07-19 2017-11-17 成都普诺科技有限公司 Triple channel positioning using TDOA device
CN110222001A (en) * 2019-05-20 2019-09-10 中国科学技术大学 Feedback control system and feedback based on PXIe cabinet
CN110222001B (en) * 2019-05-20 2023-06-20 中国科学技术大学 Feedback control system and feedback control method based on PXIe chassis
CN110488718A (en) * 2019-09-03 2019-11-22 哈尔滨工业大学 The super full Channels Synchronous Data Acquisition System of multichannel
CN113109773A (en) * 2021-04-13 2021-07-13 武汉卓目科技有限公司 VPX-based distributed radar echo signal simulation system and method

Similar Documents

Publication Publication Date Title
CN203376745U (en) Multi-channel radio-frequency signal synchronous acquisition system based on PXIe bus
CN111736517A (en) Synchronous acquisition and processing card system based on multichannel ADC and FPGA
CN105573949A (en) Acquiring and processing circuit with JESD204B interface of VPX architecture
CN102521182A (en) Extensible multichannel parallel real-time data acquisition device and method
CN103678212B (en) Based on the general-purpose interface detection device of VPX framework
CN101587498B (en) Dual-mode signal acquiring board
CN110488718B (en) Ultra-multi-channel full-synchronization data acquisition system
CN107169244B (en) Electromechanical-electromagnetic transient hybrid simulation interface system and method
CN102129269B (en) Multi-channel synchronizing signal generator
CN109104260B (en) The synchronous method of plate card type multichannel data acquisition system
CN103324132A (en) Multichannel dynamic signal acquisition card based on PXI bus
CN203455835U (en) Bus triggering backplate applied to PXI (PCI extension for instrumentation) test platform
CN101364097A (en) High real-time multichannel data acquisition system
CN204360377U (en) Veneer multi-channel wide band signal synchronous
CN105162437A (en) Waveform generating device and method
CN110118955A (en) Radar signal acquisition processing device based on MiniVPX
CN201465109U (en) High-speed data acquisition card based on optical fibers and PCI-E
CN203178389U (en) Electric energy quality monitoring device based on AD7606 high-speed multichannel sampling
CN105045748B (en) A kind of PVIB specialties virtual instrument bus
CN202058011U (en) Multiaxial multi-point vibration controller based on PXI bus
CN203422642U (en) Multichannel dynamic signal acquisition card based on PXI bus
CN103472733A (en) Digital real-time simulation physical port device of power system based on optical fiber communication
CN211956461U (en) Serial data communication circuit and system
CN203658822U (en) Command and control system of aerospace landing test site
CN202043074U (en) Configurable digital downconverter

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20140101